DEBUG FUNCTION
7902 Group User’s Manual
18-3
18.2 Block description
18.2.1 Debug control register 0
Figure 18.2.2 shows the structure of the debug control register 0.
Note: At power-on reset, these bits become “0”; at hardware reset or software reset, these bits retain the value immediately before reset.
0
1
2
3
4
5
6
7
Bit name
Bit
Debug control register 0 (Address 6616)
Function
Detect condition select bits
Fix these bits to “0.”
Detect enable bit
Fix this bit to “0.”
The value is “1” at reading.
RW
—
b7 b6 b5 b4 b3 b2 b1 b0
0 0 0 : Do not select.
0 0 1 : Address matching detection 0
0 1 0 : Address matching detection 1
0 1 1 : Address matching detection 2
1 0 0 : Do not select.
1 0 1 : Out-of-address-area detection
1 1 0 :
1 1 1 :
b2 b1 b0
0 : Detection disabled.
1 : Detection enabled.
(Note)
1
Do not select.
00 0
At reset
R/W
(1) Detect condition select bits (bits 0 to 2)
These bits are used to select an occurrence condition for an address matching detection interrupt
request. This condition can be selected from the following:
s Address matching detection 0
An address matching detection interrupt request occurs when the contents of PG and PC match
with the address being set in the address compare register 0 (addresses 6816 to 6A16); (Refer to
section “18.3 Address matching detection mode.”)
s Address matching detection 1
An address matching detection interrupt request occurs when the contents of PG and PC match
with the address being set in the address compare register 1 (addresses 6B16 to 6D16); (Refer to
section “18.3 Address matching detection mode.”)
s Address matching detection 2
An address matching detection interrupt request occurs when the contents of PG and PC match
with the address being set in the address compare register 0 (addresses 6816 to 6A16) or address
compare register 1 (addresses 6B16 to 6D16); (Refer to section “18.3 Address matching detection
mode.”)
s Out-of-address-area detection
An address matching detection interrupt request occurs when the contents of PG and PC are less
than the address being set in the address compare register 0 (addresses 6816 to 6A16) or larger
than the address compare register 1 (addresses 6B16 to 6D16); (Refer to section “18.4 Out-of-
address-area detection mode.”)
(2) Detect enable bit (bit 5)
If any selected condition is satisfied when this bit = “1,” an address matching detection interrupt
request occurs.
Fig. 18.2.2 Structure of debug control register 0