7902 Group User’s Manual
APPENDIX
21-4
Appendix 1. Memory assigment in SFR area
: It is possible to read the bit state at reading. The written value becomes valid.
: It is possible to read the bit state at reading. The written value becomes invalid.
: The written value becomes valid. It is impossible to read the bit state.
: Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.
RW
RO
WO
Access characteristics
0
1
?
: “0” immediately after reset.
: “1” immediately after reset.
: Undefined immediately after
reset.
: Always “0” at reading.
: Always “1” at reading.
: Always undefined at reading.
: “0” immediately after reset. Fix this bit to “0.”
0
?
1
State immediately after reset
0
(Note 5)
0
00
1
00
??
0
00
0
??
0
Timer B2 register
4016
4116
4216
4316
4416
4516
4616
4716
4816
4916
5016
5116
5216
5316
5416
5516
5616
5716
5816
5916
5A16
5B16
5C16
5D16
5E16
5F16
4B16
4C16
4D16
4E16
4F16
4A16
Timer A2 register
Timer A3 register
Timer A4 register
Timer B0 register
Timer B1 register
Processor mode register 0
One-shot start register
Timer A0 register
Up-down register
Timer A1 register
Count start register
Timer A1 mode register
Timer A2 mode register
Timer A3 mode register
Timer B0 mode register
Timer B1 mode register
Timer B2 mode register
WO
RW
b7
b0
RW
RW WO
?
0016
?
0016
b7
b0
?
0
WO
RW
Timer A0 mode register
Timer A4 mode register
Processor mode register 1 (Note 7)
RW
(Note 4)
00
0
?
00
??
0
00
0
(Note 5)
0
RW
00
0
(Note 4)
0
(Note 2)
(Note 3)
(Note 2)
(Note 3)
0
00
0
0016
(Note 5)
RW
Timer A clock division select register
(Note 6)
RW
RWRW
0
RW
Register name
Address
Access characteristics
State immediately after reset
Notes 2: The access characteristics at addresses 4616 to 4F16 vary according to the timer A’s operating mode. (Refer to
“CHAPTER 9. TIMER A.”)
3: The access characteristics at addresses 5016 to 5516 vary according to the timer B’s operating mode. (Refer to
“CHAPTER 10. TIMER B.”)
4: The access characteristics for bit 5 at addresses 5B16 and 5D16 vary according to the timer B’s operating mode.
(Refer to “CHAPTER 10. TIMER B.”)
5: This bit is “0” when Vss-level voltage is applied to pin MD0; this bit is “1” when Vcc-level voltage is applied.
6: After reset, this bit can be set to “1” only once. Once this bit goes from “1” to “0,” it cannot be set to “1” again.
(This bit is fixed to “0.”)
7: In the external ROM version, for bit 7, nothing is assigned. This bit is “0” at reading.
0