- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45047 > M38588GCFP 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PDSO42 PDF資料下載
參數(shù)資料
| 型號： | M38588GCFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PDSO42 |
| 封裝： | 8.40 X 17.50 MM, 0.80 MM PITCH, PLASTIC, SSOP-42 |
| 文件頁數(shù)： | 70/77頁 |
| 文件大?。?/td> | 824K |
| 代理商： | M38588GCFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
Rev.1.10
Apr 3, 2006
page 72 of 75
REJ03B0139-0110
3858 Group
Notes on Interrupts
1. Change of relevant register settings
When the setting of the following registers or bits is changed, the
interrupt request bit may be set to “1”. When not requiring the in-
terrupt occurrence synchronized with these setting, take the
following sequence.
Interrupt edge selection register (address 3A16)
Timer XY mode register (address 2316)
Set the above listed registers or bits as the following sequence.
Notes on Timer
If a value n (between 0 and 255) is written to a timer latch, the
frequency division ratio is 1/(n+1).
When switching the count source by the timer 12, X and Y count
source selection bits, the value of timer count is altered in
unconsiderable amount owing to generating of thin pulses in the
count input signals.
Therefore, select the timer count source before set the value to
the prescaler and the timer.
Notes on Serial Interface
1. Notes when selecting clock synchronous
serial I/O (Serial I/O1)
(1) Stop of transmission operation
Clear the serial I/O1 enable bit and the transmit enable bit to “0”
(Serial I/O1 and transmit disabled).
<Reason>
Since transmission is not stopped and the transmission circuit is
not initialized even if only the serial I/O1 enable bit is cleared to “0”
(Serial I/O1 disabled), the internal transmission is running (in this
case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O
ports, the transmission data is not output). When data is written to
the transmit buffer register in this state, data starts to be shifted to
the transmit shift register. When the serial I/O1 enable bit is set to
“1” at this time, the data during internally shifting is output to the
TxD pin and an operation failure occurs.
(2) Stop of receive operation
Clear the receive enable bit to “0” (receive disabled), or clear the
serial I/O1 enable bit to “0” (Serial I/O1 disabled).
(3) Stop of transmit/receive operation
Clear the transmit enable bit and receive enable bit to “0” simulta-
neously (transmit and receive disabled).
(when data is transmitted and received in the clock synchronous
serial I/O mode, any one of data transmission and reception can-
not be stopped.)
<Reason>
In the clock synchronous serial I/O mode, the same clock is used
for transmission and reception. If any one of transmission and re-
ception is disabled, a bit error occurs because transmission and
reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also oper-
ates for data reception. Accordingly, the transmission circuit does
not stop by clearing only the transmit enable bit to “0” (transmit
disabled). Also, the transmission circuit is not initialized by clear-
ing the serial I/O1 enable bit to “0” (Serial I/O1 disabled) (refer to
(1) in 1).
(4) SRDY1 output of reception side (Serial I/O1)
When signals are output from the SRDY1 pin on the reception side
by using an external clock in the clock synchronous serial I/O
mode, set all of the receive enable bit, the SRDY1 output enable
bit, and the transmit enable bit to “1” (transmit enabled).
Set the corresponding interrupt enable bit to “0” (disabled).
↓
Set the interrupt edge select bit (active edge switch bit) or
the interrupt (source) select bit to “1”.
↓
NOP (one or more instructions)
↓
Set the corresponding interrupt request bit to “0”
(no interrupt request issued).
↓
Set the corresponding interrupt enable bit to “1” (enabled).
Fig 66.
Sequence of changing relevant register
<Reason>
When setting the followings, the interrupt request bit may be set to
“1”.
When setting external interrupt active edge
Concerned register:
Interrupt edge selection register
(address 3A16)
Timer XY mode register (address 2316)
When switching interrupt sources of an interrupt vector address
where two or more interrupt sources are allocated.
Concerned register:
Interrupt edge selection register
(address 3A16)
2. Check of interrupt request bit
When executing the BBC or BBS instruction to an interrupt re-
quest bit of an interrupt request register immediately after this bit
is set to “0” by using a data transfer instruction, execute one or
more instructions before executing the BBC or BBS instruction.
Clear the interrupt request bit to “0” (no interrupt issued)
↓
NOP (one or more instructions)
↓
Execute the BBC or BBS instruction
*Data transfer instruction:
LDM, LDA, STA, STX, and STY instructions
Fig 67.
Sequence of check of interrupt request bit
<Reason>
If the BBC or BBS instruction is executed immediately after an in-
terrupt request bit of an interrupt request register is cleared to “0”,
the value of the interrupt request bit before being cleared to “0” is
read.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38749EFT | 8-BIT, OTPROM, 6.4 MHz, MICROCONTROLLER, PQFP80 |
| M38747M4T | 8-BIT, MROM, 6.4 MHz, MICROCONTROLLER, PQFP80 |
| M38747M6T | 8-BIT, MROM, 6.4 MHz, MICROCONTROLLER, PQFP80 |
| M38747M8T | 8-BIT, MROM, 6.4 MHz, MICROCONTROLLER, PQFP80 |
| M38747MCF | 8-BIT, MROM, 6.4 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38588GCFP#U0 | 功能描述:IC 740/3858 MCU QZ-ROM 42SSOP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| M38588GCSP#U0 | 功能描述:IC 740/3858 MCU QZ-ROM 42DIP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| M3860 | 功能描述:電纜固定件和配件 FLEX LTSCG 500 RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強(qiáng)度: |
| M3860 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 30COND 14AWG BLK 1000' |
| M3860 BK002 | 制造商:Alpha Wire Company 功能描述:CBL 30COND 14AWG BLK 500' |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。