- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370954 > M38869FFAGP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號(hào)： | M38869FFAGP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機(jī) |
| 文件頁(yè)數(shù)： | 49/110頁(yè) |
| 文件大?。?/td> | 1601K |
| 代理商： | M38869FFAGP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)
49
3886 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Example of Master Transmission
An example of master transmission in the standard clock mode, at
the S
CL
frequency of 100 kHz and in the ACK return mode is
shown below.
Set a slave address in the high-order 7 bits of the I
2
C address
register (address 0013
16
) and “0” into the RBW bit.
Set the ACK return mode and S
CL
= 100 kHz by setting “85
16
” in
the I
2
C clock control register (address 0016
16
).
Set “00
16
” in the I
2
C status register (address 0014
16
) so that
transmission/reception mode can become initializing condition.
Set a communication enable status by setting “08
16
” in the I
2
C
control register (address 0015
16
).
Confirm the bus free condition by the BB flag of the I
2
C status
register (address 0014
16
).
Set the address data of the destination of transmission in the
high-order 7 bits of the I
2
C data shift register (address 0012
16
)
and set “0” in the least significant bit.
Set “F0
16
” in the I
2
C status register (address 0014
16
) to gener-
ate a START condition. At this time, an S
CL
for 1 byte and an
ACK clock automatically occur.
Set transmit data in the I
2
C data shift register (address 0012
16
).
At this time, an S
CL
and an ACK clock automatically occur.
When transmitting control data of more than 1 byte, repeat step
.
Set “D0
16
” in the I
2
C status register (address 0014
16
) to gener-
ate a STOP condition if ACK is not returned from slave
reception side or transmission ends.
Example of Slave Reception
An example of slave reception in the high-speed clock mode, at
the S
CL
frequency of 400 kHz, in the ACK non-return mode and
using the addressing format is shown below.
Set a slave address in the high-order 7 bits of the I
2
C address
register (address 0013
16
) and “0” in the RBW bit.
Set the no ACK clock mode and S
CL
= 400 kHz by setting “25
16
”
in the I
2
C clock control register (address 0016
16
).
Set “00
16
” in the I
2
C status register (address 0014
16
) so that
transmission/reception mode can become initializing condition.
Set a communication enable status by setting “08
16
” in the I
2
C
control register (address 0015
16
).
When a START condition is received, an address comparison is
performed.
When all transmitted addresses are “0” (general call):
AD0 of the I
2
C status register (address 0014
16
) is set to “1”
and an interrupt request signal occurs.
When the transmitted addresses agree with the address set
in
:
ASS of the I
2
C status register (address 0014
16
) is set to “1”
and an interrupt request signal occurs.
In the cases other than the above AD0 and AAS of the I
2
C sta-
tus register (address 0014
16
) are set to “0” and no interrupt
request signal occurs.
Set dummy data in the I
2
C data shift register (address 0012
16
).
When receiving control data of more than 1 byte, repeat step
.
When a STOP condition is detected, the communication ends.
I
Precautions when using multi-master I
2
C-
BUS interface
(1) Read-modify-write instruction
The precautions when the read-modify-write instruction such as
SEB, CLB etc. is executed for each register of the multi-master
I
2
C-BUS interface are described below.
I
2
C data shift register (S0: address 0012
16
)
When executing the read-modify-write instruction for this regis-
ter during transfer, data may become a value not intended.
I
2
C address register (S0D: address 0013
16
)
When the read-modify-write instruction is executed for this regis-
ter at detecting the STOP condition, data may become a value
not intended. It is because H/W changes the read/write bit
(RBW) at the above timing.
I
2
C status register (S1: address 0014
16
)
Do not execute the read-modify-write instruction for this register
because all bits of this register are changed by H/W.
I
2
C control register (S1D: address 0015
16
)
When the read-modify-write instruction is executed for this regis-
ter at detecting the START condition or at completing the byte
transfer, data may become a value not intended. Because H/W
changes the bit counter (BC0-BC2) at the above timing.
I
2
C clock control register (S2: address 0016
16
)
The read-modify-write instruction can be executed for this regis-
ter.
I
2
C START/STOP condition control register (S2D: address
0017
16
)
The read-modify-write instruction can be executed for this regis-
ter.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38867M8A | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38867M8A-010HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38867M8A-011HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38869MCA-XXXGP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38869MCA-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38869FFAGP#U0 | 功能描述:IC 740/3886 MCU FLASH 80QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓(xùn)模塊:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 標(biāo)準(zhǔn)包裝:1 系列:M16C™ M32C/80/87 核心處理器:M32C/80 芯體尺寸:16/32-位 速度:32MHz 連通性:EBI/EMI，I²C，IEBus，IrDA，SIO，UART/USART 外圍設(shè)備:DMA，POR，PWM，WDT 輸入/輸出數(shù):121 程序存儲(chǔ)器容量:384KB（384K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:24K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 34x10b，D/A 2x8b 振蕩器型:內(nèi)部 工作溫度:-20°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 產(chǎn)品目錄頁(yè)面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87 |
| M38869FFAHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38869FFAHP#UU | 功能描述:IC 740/3886 MCU FLASH 80LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓(xùn)模塊:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 標(biāo)準(zhǔn)包裝:1 系列:M16C™ M32C/80/87 核心處理器:M32C/80 芯體尺寸:16/32-位 速度:32MHz 連通性:EBI/EMI，I²C，IEBus，IrDA，SIO，UART/USART 外圍設(shè)備:DMA，POR，PWM，WDT 輸入/輸出數(shù):121 程序存儲(chǔ)器容量:384KB（384K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:24K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 34x10b，D/A 2x8b 振蕩器型:內(nèi)部 工作溫度:-20°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 產(chǎn)品目錄頁(yè)面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87 |
| M38869FF-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38869M1-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。