參數(shù)資料
型號: M38D24G4HP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
封裝: 10X 10 MM, 0.50 MM PITCH, PLASTIC, LQFP-64
文件頁數(shù): 29/138頁
文件大?。?/td> 2880K
代理商: M38D24G4HP
Rev.3.02
Apr 10, 2008
Page 122 of 131
REJ03B0177-0302
38D2 Group
Notes on Timers
1. Frequency Divider
All timers shares one circuit for the frequency divider to generate
the count source.
Thus the frequency divider is not initialized when each
individual timer is activated. When the frequency divider is
selected as the count source, a one-cycle delay of the maximum
count source will result between when the timer is activated and
when it starts counting or outputs the waveform.
The count source cannot be observed externally.
2. Division Ratio for Timer 1 to 4
3. Switching Frequency and Count Source for Timer 1
to 4, X, and Y
Switch the frequency division or count source* while the timer
count is stopped.
*This also applies when the frequency divider output is selected
as the timer count source and the count source is switched in
conjunction with a transition between operating modes (on-
chip oscillator mode, XIN mode, or low-speed mode). Be
careful when changing settings in the CPU mode register.
4. Setting Timer 1 and 2 When STP Instruction
Executed
Before executing the STP instruction, first set the wait time at
return.
5. Setting Order to Timer 1 to 4
When switching the count source of timer 1 to timer 4, a narrow
pulse may be generated at the count input, which causes the timer
count value to be undefined. Also, if the timers are used in
cascade connection, a narrow pulse may be generated at the
output when writing to the pervious timer, which causes the next
timer count value to be undefined.
Thus set the value from timer 1 in order after setting the count
source of timer 1 to timer 4.
6. Write to Timer 2, 3, and 4
When writing to the latch only, if the write timing to the reload
latch and the underflow timing are almost the same, the value is
set into the timer and the timer latch at the same time. At this
time, count is stopped during write operation to the reload latch.
7. Timer 3 PWM0 Mode, Timer 4 PWM1 Mode
(1) When PWM output is suspended once it starts, the time to
resume outputting may be delayed one section (256
× ts) of
the short interval depending on the level of the output pulse
at that time:
Stop at “H”: No output delay
Stop at “L”: Output is delayed time of 256
× ts
(2) When PWM mode is used, the interrupt requests and values
of timer 3 and timer 4 are updated every cycle of the long
interval (4
× 256 × ts).
8. Write Order to Timer X
(1) When timer mode, pulse output mode, event counter mode,
or pulse width measurement mode is set, write to the
following registers in the order below:
The timer X register (extension)
The timer X register (low-order)
The timer X register (high-order)
Writing to only one of these registers cannot be performed.
When either of the above modes is set and timer X operates
as a 16-bit counter, if the timer X register (extension) is never
set after a reset release, setting the timer X register
(extension) is not required. In that case, write the timer X
register (low-order) first and the timer X register (high-order)
next. However, once the timer X register (extension) is
written, note that the value is retained in the reload latch.
(2) Write to the timer X register by the 16-bit unit. Do not read
the timer X register while write operation is performed. If the
write operation is not completed, normal operation will not
be performed.
(3) When IGBT output mode or PWM mode is set, do not write
“1” to the timer X register (extension). If “1” has been
already written to the timer X register, be sure to write “0” to
the register before use.
Write to the following registers in the order below:
The compare registers 1, 2, 3 (high- and low-order)
The timer X register (extension)
The timer X register (low-order)
The timer X register (high-order)
The compare registers (high- and low-order) can be written
in either order. However, be sure to write both the compare
registers 1, 2, 3 and the timer X register at the same time.
9. Read Order to Timer X
(1) In all modes, read the following registers in the order below:
The timer X register (extension)
The timer X register (high-order)
The timer X register (low-order)
When reading the timer X register (extension) is not
required, read the timer X register (high-order) first and the
timer X register (low-order) next.
The read order to the compare registers 1, 2, 3 is not
specified.
(2) Read the timer X register in 16-bit units. Do not write to it
during read operation. If read operation is terminated in
progress, normal operation will not be performed.
相關(guān)PDF資料
PDF描述
M38D29GC-XXXHP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
M38D24G4-XXXFP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
M38D29GF-XXXHP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
M38D29GFFP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
M38D29GCHP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38D24G4HP#U0 功能描述:IC 740/38D2 MCU QZ-ROM 64LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)
M38D24G4XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38D24G4XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38D24G5XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38D24G5XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER