- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180205 > M390S3323DT1-C7A 32M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 PDF資料下載
參數(shù)資料
| 型號： | M390S3323DT1-C7A |
| 元件分類： | DRAM |
| 英文描述： | 32M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 |
| 封裝： | DIMM-168 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 108K |
| 代理商： | M390S3323DT1-C7A |
M390S3323DT1
PC133 Registered DIMM
Rev. 0.1 Sept. 2001
3.3V
1200
870
Output
50pF
VOH (DC) = 2.4V, I OH = -2mA
VOL (DC) = 0.4V, IOL = 2mA
Vtt = 1.4V
50
Output
50pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
AC OPERATING TEST CONDITIONS (VDD = 3.3V
± 0.3V, TA = 0 to 70°C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
Notes :
(AC operating conditions unless otherwise noted)
Parameter
Symbol
Version
Unit
Note
-7C
-7A
Row active to row active delay
tRRD(min)
15
ns
1
RAS to CAS delay
tRCD(min)
20
ns
1
Row precharge time
tRP(min)
20
ns
1
Row active time
tRAS(min)
45
ns
1
tRAS(max)
100
us
Row cycle time
tRC(min)
60
65
ns
1
Last data in to row precharge
tRDL (min)
2
CLK
2,5
Last data in to Active delay
tDAL(min)
2 CLK + 20 ns
-
5
Last data in to new col. address delay
tCDL (min)
1
CLK
2
Last data in to burst stop
tBDL(min)
1
CLK
2
Col. address to col. address delay
tCCD(min)
1
CLK
3
Number of valid output data
CAS latency=3
2
ea
4
CAS latency=2
1
OPERATING AC PARAMETER
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported.
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M391T2953CZ3-CCC | 128M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 |
| M3933/16-55N | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
| M3933/16-55S | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
| M3933/16-56N | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
| M3933/16-56S | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M390S6450CT1 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mx72 SDRAM DIMM with PLL & Register based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs with SPD |
| M390S6450CT1-C7A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mx72 SDRAM DIMM with PLL & Register based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs with SPD |
| M390S6450CT1-C7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mx72 SDRAM DIMM with PLL & Register based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs with SPD |
| M390S6450ET1-C7A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:168pin Registered Module based on 256Mb E-die with 72-bit ECC |
| M390S6450ET1-C7A00 | 制造商:Samsung 功能描述:256 SDRAM MODULE X72 TSOP2-400 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。