參數(shù)資料
型號(hào): M4A3-192/96-6VNC
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 11/62頁
文件大?。?/td> 0K
描述: IC CPLD ISP 4A 192MC 144TQFP
標(biāo)準(zhǔn)包裝: 60
系列: ispMACH® 4A
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 6.0ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
宏單元數(shù): 192
輸入/輸出數(shù): 96
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
包裝: 托盤
ispMACH 4A Family
19
PAL Block Clock Generation
Each ispMACH 4A device has four clock pins that can also be used as inputs. These pins drive a clock
generator in each PAL block (Figure 14). The clock generator provides four clock signals that can be used
anywhere in the PAL block. These four PAL block clock signals can consist of a large number of
combinations of the true and complement edges of the global clock signals. Table 14 lists the possible
combinations.
1. M4A(3,5)-32/32 and M4A(3,5)-64/32 have only two clock pins, GCLK0 and GCLK1. GCLK2 is tied to GCLK0, and GCLK3 is tied to GCLK1.
Note:
1. Values in parentheses are for the M4A(3,5)-32/32 and M4A(3,5)-64/32.
This feature provides high flexibility for partitioning state machines and dual-phase clocks. It also allows
latches to be driven with either polarity of latch enable, and in a master-slave configuration.
Table 14. PAL Block Clock Combinations1
Block CLK0
Block CLK1
Block CLK2
Block CLK3
GCLK0
GCLK1
GCLK0
GCLK1
X
GCLK1
GCLK0
X
GCLK2 (GCLK0)
GCLK3 (GCLK1)
GCLK2 (GCLK0)
GCLK3 (GCLK1)
X
GCLK3 (GCLK1)
GCLK2 (GCLK0)
GCLK0
GCLK1
GCLK2
GCLK3
Block CLK0
(GCLK0 or GCLK1)
Block CLK1
(GCLK1 or GCLK0)
Block CLK2
(GCLK2 or GCLK3)
Block CLK3
(GCLK3 or GCLK2)
17466G-004
Figure 14. PAL Block Clock Generator 1
相關(guān)PDF資料
PDF描述
HSC44DRTH CONN EDGECARD 88POS DIP .100 SLD
EBM08DCCT CONN EDGECARD 16POS R/A .156 SLD
M5LV-128/120-12YI IC CPLD 128MC 120I/O 160PQFP
HSC44DREN CONN EDGECARD 88POS .100 EYELET
ISL6152CB-T IC CONTROLLER HOT PLUG 14-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M4A3216S601C-A 制造商:Motocraft 功能描述:4x600R 1206 Bead Array
M4A3-256/128-10AC 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High Performance E 2 CMOS In-System Programmable Logic
M4A3-256/128-10AI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High Performance E 2 CMOS In-System Programmable Logic
M4A3-256/128-10FAC 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
M4A3-256/128-10FAI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100