參數(shù)資料
型號： M4A3-192/96-6VNC
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 60/62頁
文件大小： 0K
描述： IC CPLD ISP 4A 192MC 144TQFP
標準包裝： 60
系列： ispMACH® 4A
可編程類型： 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1)： 6.0ns
電壓電源 - 內(nèi)部： 3 V ~ 3.6 V
宏單元數(shù)： 192
輸入/輸出數(shù)： 96
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 144-LQFP
供應商設(shè)備封裝： 144-TQFP（20x20）
包裝： 托盤
ispMACH 4A Family
7
Product-Term Array
The product-term array consists of a number of product terms that form the basis of the logic being
implemented. The inputs to the AND gates come from the central switch matrix (Table 5), and are provided
in both true and complement forms for efficient logic implementation.
Logic Allocator
Within the logic allocator, product terms are allocated to macrocells in “product term clusters.” The
availability and distribution of product term clusters are automatically considered by the software as it fits
functions within a PAL block. The size of a product term cluster has been optimized to provide high
utilization of product terms, making complex functions using many product terms possible. Yet when few
product terms are used, there will be a minimal number of unused—or wasted—product terms left over.
The product term clusters available to each macrocell within a PAL block are shown in Tables 6 and 7.
Each product term cluster is associated with a macrocell. The size of a cluster depends on the configuration
of the associated macrocell. When the macrocell is used in synchronous mode
(Figure 2a), the basic cluster has 4 product terms. When the associated macrocell is used in asynchronous
mode (Figure 2b), the cluster has 2 product terms. Note that if the product term cluster is routed to a
different macrocell, the allocator configuration is not determined by the mode of the macrocell actually
being driven. The configuration is always set by the mode of the macrocell that the cluster will drive if not
routed away, regardless of the actual routing.
In addition, there is an extra product term that can either join the basic cluster to give an extended cluster,
or drive the second input of an exclusive-OR gate in the signal path. If included with the basic cluster, this
provides for up to 20 product terms on a synchronous function that uses four extended 5-product-term
clusters. A similar asynchronous function can have up to 18 product terms.
When the extra product term is used to extend the cluster, the value of the second XOR input can be
programmed as a 0 or a 1, giving polarity control. The possible configurations of the logic allocator are
shown in Figures 3 and 4.
Table 5. PAL Block Inputs
Device
Number of Inputs to PAL Block
M4A3-32/32 and M4A5-32/32
M4A3-64/32 and M4A5-64/32
M4A3-64/64
M4A3-96/48 and M4A5-96/48
M4A3-128/64 and M4A5-128/64
33
M4A3-192/96 and M4A5-192/96
M4A3-256/128 and M4A5-256/128
34
M4A3-256/160 and M4A3-256/192
M4A3-384
M4A3-512
36
相關(guān)PDF資料
PDF描述
HSC44DRTH CONN EDGECARD 88POS DIP .100 SLD
EBM08DCCT CONN EDGECARD 16POS R/A .156 SLD
M5LV-128/120-12YI IC CPLD 128MC 120I/O 160PQFP
HSC44DREN CONN EDGECARD 88POS .100 EYELET
ISL6152CB-T IC CONTROLLER HOT PLUG 14-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M4A3216S601C-A 制造商:Motocraft 功能描述:4x600R 1206 Bead Array
M4A3-256/128-10AC 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High Performance E 2 CMOS In-System Programmable Logic
M4A3-256/128-10AI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High Performance E 2 CMOS In-System Programmable Logic
M4A3-256/128-10FAC 功能描述:CPLD - 復雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
M4A3-256/128-10FAI 功能描述:CPLD - 復雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*