32
ispMACH 4A Family
BLOCK DIAGRAM – M4A(3,5)-256/128
Central
Switch
Matrix
Block B
I/O8–I/O15
CLK0–CLK3
I/O48–I/O55
Block G
I/O72–I/O79
Block J
I/O64–I/O71
Block I
I0–I13
I/O56–I/O63
Block H
Block A
I/O0–I/O7
Block O
I/O112–I/O119
Block P
I/O120–I/O127
Block C I/O16–I/O23
Block D I/O24–I/O31
Block E I/O32–I/O39
Block F I/O40–I/O47
I/O104–I/O111 Block N
I/O96–I/O103 Block M
I/O88–I/O95 Block L
I/O80–I/O87 Block K
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
14
4
OE
8
16
8
4
16
24
8
16
34
4
8
24
34
4
8
16
4
16
OE
8
24
34
4
8
16
4
16
OE
4
8
34
24
16
8
16
8
4
16
OE
4
34
24
16
8
16
4
8
OE
4
34
24
16
8
16
4
8
4
8
34
24
16
8
16
8
4
16
OE
8
16
8
4
16
24
8
16
34
4
OE
8
16
8
4
16
24
8
16
34
4
8
24
34
4
8
16
4
16
OE
8
24
34
4
8
16
4
16
OE
4
8
34
24
16
8
16
8
4
16
OE
4
34
24
16
8
16
4
8
OE
4
34
24
16
8
16
4
8
4
8
34
24
16
8
16
8
4
16
OE
8
16
8
4
16
24
8
16
34
4
OE
17466G-024