- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377830 > M50FW080NB5P (意法半導(dǎo)體) 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | M50FW080NB5P |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| 中文描述： | 8兆1兆× 8，統(tǒng)一座3V電源閃存固件集線器 |
| 文件頁數(shù)： | 15/56頁 |
| 文件大?。?/td> | 292K |
| 代理商： | M50FW080NB5P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
M50FW080
Signal descriptions
15/55
2.2
Address/Address Multiplexed (A/A Mux) signal descriptions
For the Address/Address Multiplexed (A/A Mux) Interface see
Figure 2
and
Table 2
.
2.2.1
Address inputs (A0-A10)
The Address Inputs are used to set the Row Address bits (A0-A10) and the Column
Address bits (A11-A19). They are latched during any bus operation by the Row/Column
Address Select input, RC.
2.2.2
Data inputs/outputs (DQ0-DQ7)
The Data Inputs/Outputs hold the data that is written to or read from the memory. They
output the data stored at the selected address during a Bus Read operation. During Bus
Write operations they represent the commands sent to the Command Interface of the
internal state machine. The Data Inputs/Outputs, DQ0-DQ7, are latched during a Bus Write
operation.
2.2.3
Output Enable (G)
The Output Enable, G, controls the Bus Read operation of the memory.
2.2.4
Write Enable (W)
The Write Enable, W, controls the Bus Write operation of the memory’s Command Interface.
2.2.5
Row/Column Address Select (RC)
The Row/Column Address Select input selects whether the Address Inputs should be
latched into the Row Address bits (A0-A10) or the Column Address bits (A11-A19). The
Row Address bits are latched on the falling edge of RC whereas the Column Address bits
are latched on the rising edge.
2.2.6
Ready/Busy Output (RB)
The Ready/Busy pin gives the status of the memory’s Program/Erase Controller. When
Ready/Busy is Low, V
OL
, the memory is busy with a Program or Erase operation and it will
not accept any additional Program or Erase command except the Program/Erase Suspend
command. When Ready/Busy is High, V
OH
, the memory is ready for any Read, Program or
Erase operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50FW080NB5TP | 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M50LPW002 | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW002K | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW002K1T | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW002K5T | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M50FW080NB5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M50FW080NB5TG | 功能描述:閃存 SERIAL FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M50FW080NB5TP | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M50G1041 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multilayer Ceramic Capacitors |
| M50G1041-F | 制造商:CDE 制造商全稱:Cornell Dubilier Electronics 功能描述:Multilayer Ceramic Capacitors COG (NPO). X7R & Z5U Capacitors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。