參數(shù)資料
型號(hào)： M50FW080NB5TP
廠商： 意法半導(dǎo)體
英文描述： 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory
中文描述： 8兆1兆× 8，統(tǒng)一座3V電源閃存固件集線器
文件頁數(shù)： 32/56頁
文件大?。?/td> 292K
代理商： M50FW080NB5TP
Firmware Hub (FWH) interface Configuration Registers
M50FW080
32/55
6
Firmware Hub (FWH) interface Configuration
Registers
When the Firmware Hub Interface is selected several additional registers can be accessed.
These registers control the protection status of the Blocks, read the General Purpose Input
pins and identify the memory using the Electronic Signature codes. See
Table 11
for the
memory map of the Configuration Registers.
6.1
Lock Registers
The Lock Registers control the protection status of the Blocks. Each Block has its own Lock
Register. Three bits within each Lock Register control the protection of each block, the Write
Lock Bit, the Read Lock Bit and the Lock Down Bit.
The Lock Registers can be read and written, though care should be taken when writing as,
once the Lock Down Bit is set, ‘1’, further modifications to the Lock Register cannot be made
until cleared, to ‘0’, by a reset or power-up.
See
Table 12
for details on the bit definitions of the Lock Registers.
6.1.1
Write Lock
The Write Lock Bit determines whether the contents of the Block can be modified (using the
Program or Block Erase Command). When the Write Lock Bit is set, ‘1’, the block is write
protected; any operations that attempt to change the data in the block will fail and the Status
Register will report the error. When the Write Lock Bit is reset, ‘0’, the block is not write
protected through the Lock Register and may be modified unless write protected through
some other means.
When V
PP
is less than V
PPLK
all blocks are protected and cannot be modified, regardless of
the state of the Write Lock Bit. If Top Block Lock, TBL, is Low, V
IL
, then the Top Block (Block
15) is write protected and cannot be modified. Similarly, if Write Protect, WP, is Low, V
IL
,
then the Main Blocks (Blocks 0 to 14) are write protected and cannot be modified.
After power-up or reset the Write Lock Bit is always set to ‘1’ (write protected).
6.1.2
Read Lock
The Read Lock bit determines whether the contents of the Block can be read (from Read
mode). When the Read Lock Bit is set, ‘1’, the block is read protected; any operation that
attempts to read the contents of the block will read 00h instead. When the Read Lock Bit is
reset, ‘0’, read operations in the Block return the data programmed into the block as
expected.
After power-up or reset the Read Lock Bit is always reset to ‘0’ (not read protected).
相關(guān)PDF資料
PDF描述
M50LPW002 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW002K 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW002K1T 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW002K5T 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW012 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M50G1041 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multilayer Ceramic Capacitors
M50G1041-F 制造商:CDE 制造商全稱:Cornell Dubilier Electronics 功能描述:Multilayer Ceramic Capacitors COG (NPO). X7R & Z5U Capacitors
M50G104J1 功能描述:CAP CER 0.1UF 100V 5% RADIAL RoHS:否 類別:電容器 >> 陶瓷 系列:M50 標(biāo)準(zhǔn)包裝:4,000 系列:- 電容:1000pF 電壓 - 額定:50V 容差:±10% 溫度系數(shù):X7R 安裝類型:表面貼裝，MLCC 工作溫度:-55°C ~ 125°C 應(yīng)用:自動(dòng) 額定值:AEC-Q200 封裝/外殼:0805（2012 公制） 尺寸/尺寸:0.079" L x 0.047" W（2.00mm x 1.20mm） 高度 - 座高（最大）:- 厚度（最大）:- 引線間隔:- 特點(diǎn):- 包裝:帶卷 (TR) 引線型:-
M50G1241 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multilayer Ceramic Capacitors
M50G1241-F 制造商:CDE 制造商全稱:Cornell Dubilier Electronics 功能描述:Multilayer Ceramic Capacitors COG (NPO). X7R & Z5U Capacitors
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*