- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359085 > M59DR032BZB (意法半導(dǎo)體) 32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M59DR032BZB |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| 中文描述： | 32兆位的2Mb x16插槽，雙行，第低壓閃存 |
| 文件頁數(shù)： | 3/38頁 |
| 文件大?。?/td> | 270K |
| 代理商： | M59DR032BZB |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
3/38
M59DR032A, M59DR032B
DESCRIPTION
The M59DR032 is a 32 Mbit non-volatile Flash
memory that may be erased electrically at block
level and programmed in-system on a Word-by-
Word basis using a 1.65V to 2.2V V
DD
supply for
the circuitry. For Program and Erase operations
the necessary high voltages are generated inter-
nally. The device supports asynchronous page
mode from all the blocks of the memory array.
The array matrix organization allows each block to
be erased and reprogrammed without affecting
other blocks. All blocks are protected against pro-
gramming and erase at Power Up. Blocks can be
unprotected to make changes in the application
and then reprotected.
Instructions for Read/Reset, Auto Select, Write
Configuration Register, Programming, Block
Erase, Bank Erase, Erase Suspend, Erase Re-
sume, Block Protect, Block Unprotect, Block Lock-
ing, CFI Query, are written to the memory through
a Command Interface using standard micropro-
cessor write timings.
The device is offered in TSOP48 (12 x 20 mm)
and in FBGA48 0.75 mm ball pitch packages.
When shipped all bits of the M59DR032 device are
at the logical level ‘1’.
Organization
The M59DR032 is organized as 2Mb x16 bits. A0-
A20 are the address lines, DQ0-DQ15 are the
Data Input/Output. Memory control is provided by
Chip Enable E, Output Enable G and Write Enable
W inputs.
Reset RP is used to reset all the memory circuitry
and to set the chip in power down mode if this
function is enabled by a proper setting of the Con-
figuration Register. Erase and Program operations
are controlled by an internal Program/Erase Con-
troller (P/E.C.). Status Register data output on
DQ7 provides a Data Polling signal, DQ6 and DQ2
provide Toggle signals and DQ5 provides error bit
to indicate the state of the P/E.C operations.
Memory Blocks
The device features asymmetrically blocked archi-
tecture. M59DR032 has an array of 71 blocks and
is divided into two banks A and B, providing Dual
Bank operations. While programming or erasing in
Bank A, read operations are possible into Bank B
or vice versa. The memory also features an erase
suspend allowing to read or program in another
block within the same bank. Once suspended the
erase can be resumed. The Bank Size and Sector-
ization are summarized in Table 7. Parameter
Blocks are located at the top of the memory ad-
dress space for the M59DR032A, and at the bot-
tom for the M59DR032B. The memory maps are
shown in Tables 3, 4, 5 and 6.
The Program and Erase operations are managed
automatically by the P/E.C. Block protection
against Program or Erase provides additional data
security. All blocks are protected at Power Up. In-
structions are provided to protect or unprotect any
block in the application. A second register locks
the protection status while WP is low (see Block
Locking description). The Reset command does
not affect the configuration of unprotected blocks
and the Configuration Register status.
Table 2. Absolute Maximum Ratings
(1)
Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may
cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions
above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating condi-
tions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant qual-
ity documents.
2. Depends on range.
3.
Minimum Voltage may undershoot to –2V during transition and for less than 20ns.
Symbol
Parameter
Value
Unit
T
A
Ambient Operating Temperature
(2)
–40 to 85
°C
T
BIAS
Temperature Under Bias
–40 to 125
°C
T
STG
Storage Temperature
–55 to 155
°C
V
IO (3)
Input or Output Voltage
–0.5 to V
DDQ
+0.5
V
V
DD
, V
DDQ
Supply Voltage
–0.5 to 2.7
V
V
PP
Program Voltage
–0.5 to 13
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M59DR032B100N6T | 32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032B100ZB1T | 32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032B100ZB6T | 32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032B120N1T | 32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032B120N6T | 32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M59DR032C100N1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032C100N6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032C100ZB1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032C100ZB6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032C120N1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。