參數(shù)資料
型號(hào): MACH210A-12VC
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: High-Density EE CMOS Programmable Logic
中文描述: EE PLD, 12 ns, PQFP44
封裝: TQFP-44
文件頁數(shù): 24/47頁
文件大?。?/td> 347K
代理商: MACH210A-12VC
MACH210AQ-15/20 (Com’l)
30
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
(continued)
Parameter
Symbol
Parameter Description
Min
Max
Min
Max
Unit
tWIGL
Input Latch Gate Width LOW
6
8
ns
tPDLL
Input, I/O, or Feedback to Output Through Transparent
Input and Output Latches
19
24
ns
tAR
Asynchronous Reset to Registered or Latched Output
25
30
ns
tARW
Asynchronous Reset Width (Note 1)
20
25
ns
tARR
Asynchronous Reset Recovery Time (Note 1)
20
25
ns
tAP
Asynchronous Preset to Registered or Latched Output
25
30
ns
tAPW
Asynchronous Preset Width (Note 1)
20
25
ns
tAPR
Asynchronous Preset Recovery Time (Note 1)
20
25
ns
tEA
Input, I/O, or Feedback to Output Enable (Note 3)
15
20
ns
tER
Input, I/O, or Feedback to Output Disable (Note 3)
15
20
ns
Notes:
1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified
where capacitance may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 16 outputs switching.
-15
-20
相關(guān)PDF資料
PDF描述
MACH210A-7 High-Density EE CMOS Programmable Logic
MACH215-12JC High-Density EE CMOS Programmable Logic
MACH215-15JC High-Density EE CMOS Programmable Logic
MACH215-12 High-Density EE CMOS Programmable Logic
MACH221SP-12YC High-Performance EE CMOS Programmable Logic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MACH210A-14JI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic
MACH210A-18JI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic
MACH210A-24JI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic
MACH210A-7 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density EE CMOS Programmable Logic
MACH210A7JC 制造商:AMD 功能描述:*