- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180472 > MACH210A-12VC (LATTICE SEMICONDUCTOR CORP) High-Density EE CMOS Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | MACH210A-12VC |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | High-Density EE CMOS Programmable Logic |
| 中文描述： | EE PLD, 12 ns, PQFP44 |
| 封裝： | TQFP-44 |
| 文件頁數(shù)： | 39/47頁 |
| 文件大小： | 347K |
| 代理商： | MACH210A-12VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
MACH210-7/10/12/15/20, Q-12/15/20
44
POWER-UP RESET
The MACH devices have been designed with the capa-
bility to reset during system power-up. Following power-
up, all flip-flops will be reset to LOW. The output state
will depend on the logic polarity. This feature provides
extra flexibility to the designer and is especially valuable
in simplifying state machine initialization. A timing dia-
gram and parameter table are shown below. Due to the
synchronous operation of the power-up reset and the
wide range of ways VCC can rise to its steady state, two
conditions are required to insure a valid power-up reset.
These conditions are:
1. The VCC rise must be monotonic.
2. Following reset, the clock input must not be driven
from LOW to HIGH until all applicable input and
feedback setup times are met.
Parameter
Symbol
Parameter Descriptions
Max
Unit
tPR
Power-Up Reset Time
10
s
tS
Input or Feedback Setup Time
tWL
Clock Width LOW
See
Switching
Characteristics
tPR
tWL
tS
4 V
VCC
Power
Registered
Output
Clock
14128I-26
Power-Up Reset Waveform
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MACH210A-7 | High-Density EE CMOS Programmable Logic |
| MACH215-12JC | High-Density EE CMOS Programmable Logic |
| MACH215-15JC | High-Density EE CMOS Programmable Logic |
| MACH215-12 | High-Density EE CMOS Programmable Logic |
| MACH221SP-12YC | High-Performance EE CMOS Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MACH210A-14JI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210A-18JI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210A-24JI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210A-7 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210A7JC | 制造商:AMD 功能描述:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。