- 您現在的位置：買賣IC網 > PDF目錄45075 > MAQ28151CXXXX (DYNEX SEMICONDUCTOR LTD) 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, CDIP28 PDF資料下載
參數資料
| 型號： | MAQ28151CXXXX |
| 廠商： | DYNEX SEMICONDUCTOR LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, CDIP28 |
| 封裝： | CERAMIC, DIP-28 |
| 文件頁數： | 2/22頁 |
| 文件大?。?/td> | 220K |
| 代理商： | MAQ28151CXXXX |
MA28151
10/22
3.12 STATUS READ DEFINITION
In data communication systems it is often necessary to
examine the status of the active device to ascertain if errors
have occurred or other conditions that require the processor’s
attention. The MA28151 has facilities that allow the
programmer to read the status of the device at any time during
the functional operation. (Status update is inhibited during
status read).
A normal read command is issued by the CPU with CDN
high to accomplish this function.
Some of the bits in the Status Read Format have identical
meanings to external output pins so that the MA28151 can be
used in a completely polled or interrupt-driven environment.
TxRDY is an exception.
Note that status update can have a maximum delay of 28
clock periods from the actual event affecting the status.
3.13 STATUS READ FORMAT
D
7
DSR
D
6
SYNDET
BRKDET
D
5
FE
D
4
OE
D
3
PE
D
2
Tx
EMPTY
D
1
RxRDY
D
0
TxRDY
PARITY ERROR
The PE flag is set when the
parity error is detected. It is
reset by the ER bit of the
Command Instruction. PE does
not inhibit the operation of the
MA28151.
Note 1: TxRDY status bit has different meanings from the TxRDY output pin. The former
is not conditioned by CTS and TxEN, the latter is conditioned by both CTS and TxEN.
ie. TxRDY status bit 0 DB buffer empty
TxRDY pin out = DB buffer empty OR (CTSN = 0) OR (TxEN = 1)
Note 1
Same as I/O pins
OVERRUN ERROR
The OE flag is set when the
CPU does not read a character
before the next one becomes
available. It is reset by the ER
bit of the Command Instruction
OE does not inhibit operation
of the MA28151, however the
previously overrun character is
lost.
FRAMING ERROR (ASYNC
ONLY)
The FE flag is set when a valid
Stop bit is not detected at the
end of every character. It is
reset by the ER bit of the
Command Instruction. FE does
not inhibit the operation of the
MA28151.
DATA SET READY
Indicates that the DSR is at a
zero level.
Figure 13: Status Read Format
相關PDF資料 |
PDF描述 |
|---|---|
| MAR28151FXXXX | 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, CQFP68 |
| MAQ28155CB | 24 I/O, PIA-GENERAL PURPOSE, CDIP40 |
| MAH28155CB | 24 I/O, PIA-GENERAL PURPOSE, CDIP40 |
| MAS28155CC | 24 I/O, PIA-GENERAL PURPOSE, CDIP40 |
| MAH28155CE | 24 I/O, PIA-GENERAL PURPOSE, CDIP40 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAQ2901CB | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAQ2901CC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAQ2901CD | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAQ2901CE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAQ2901CL | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
發(fā)布緊急采購，3分鐘左右您將得到回復。