- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377882 > MB582A (Fujitsu Limited) 155-Mbps ATM Transceiver(155Mbps 異步傳輸模式 收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MB582A |
| 廠商： | Fujitsu Limited |
| 英文描述： | 155-Mbps ATM Transceiver(155Mbps 異步傳輸模式 收發(fā)器) |
| 中文描述： | 155 - Mbps的自動(dòng)柜員機(jī)收發(fā)器（155Mbps異步傳輸模式收發(fā)器） |
| 文件頁(yè)數(shù)： | 9/46頁(yè) |
| 文件大?。?/td> | 345K |
| 代理商： | MB582A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)
9
MB582A/583A
(Continued)
(Continued)
Pin no.
Symbol
Pin name
I/O interface
(speed)
Function
8
PDOWN
Power down
TTL input
<0 or 1>
Sleep mode pin:
MB583A enters the sleep mode. Actual sleep
operation is performed to reduce the circuit supply
current to 1/3 of normal level after serial data input
of “0” or “1” remains unchanged, or after a loss
signal is received. When a serial data signal is
received and the loss signal is cleared, the device
restores normal circuit operation. Note that,
whenever the serial data input is variable in level
without being fixed as “1” or “0”, the device will
assume that data is being received (the optical
module connected to the serial data input may
output variable level when the optical signal
interrupted).
When PDOWN = “0”, the device does not enter the
sleep mode regardless of the status of the serial
data or loss signals.
In sleep state, the RX-READY pin outputs the Low-
level signal; the LOSO, POCLK, and DO0 to DO7
pins output High-level signals.
For details on the sleep mode, see “USING SLEEP
MODE, P19.”
When this pin inputs “1,” the
24, 23,
20 to 17,
14, 13
DO0 to
DO7
Parallel data
output
TTL output
<19.44
Mbyte/s>
Parallel data output pins:
coded parallel data converted from serial data in the
order of DO7 to DO0.
These pins output NRZ-
12
POCLK
Parallel clock
output
TTL output
<19.44 MHz>
Parallel clock output pin:
This pin outputs a parallel clock synchronized with
serial data. This output pin can be connected to the
controller (MB86683 NTC).
If no serial data is input when PDOWN = “0” (sleep
mode off) or a loss signal is received, this pin serves
as a parallel clock output synchronized with
REFCLK.
If no serial data is input when PDOWN is “1” (sleep
mode on) or a loss signal is received, the device
enters the sleep state and this pin outputs the High-
level signal.
Note that, whenever the serial data input is variable
in level without being fixed as “1” or “0,” the device
will assume that data is being received (the optical
module connected to the serial data input may
output variable level when the optical signal
interrupted).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB6021A | PCM Coders/Decoders(脈沖編碼器/解碼器) |
| MB60HXXX | CMOS Gate Array |
| MB61VHXXX | CMOS Gate Array |
| MB63HXXX | CMOS Gate Array |
| MB64HBXXX | CMOS Gate Array |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB59 | 制造商:PANJIT 制造商全稱:Pan Jit International Inc. 功能描述:SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER |
| MB59101BAN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB59101BBN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB59101CAN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB59101CBN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。