參數(shù)資料
型號： MB81V17805A-60
廠商： Fujitsu Limited
英文描述： CMOS 2M ×8 BIT Hyper Page Mode Dynamic RAM(CMOS 2M ×8 位超級頁面存取模式動態(tài)RAM)
中文描述： 的CMOS 200萬× 8位超頁模式動態(tài)RAM的CMOS（200萬× 8位超級頁面存取模式動態(tài)內(nèi)存）
文件頁數(shù)： 1/30頁
文件大小： 604K
代理商： MB81V17805A-60
1
DS05-10195-2E
FUJITSU SEMICONDUCTOR
DATA SHEET
MEMORY
CMOS
2 M
HYPER PAGE MODE DYNAMIC RAM
×
8 BITS
MB81V17805A-60/60L/-70/70L
CMOS 2,097,152
×
8 BITS Hyper Page Mode Dynamic RAM
I
DESCRIPTION
The Fujitsu MB81V17805A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory
cells accessible in 8-bit increments. The MB81V17805A features a “hyper page” mode of operation whereby
high-speed random access of up to 1024
×
8-bits of data within the same row can be selected. The MB81V17805A
DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory
applications where very low power dissipation and high bandwidth are basic requirements of the design. Since
the standby current of the MB81V17805A is very small, the device can be used as a non-volatile memory in
equipment that uses batteries for primary and/or auxiliary power.
The MB81V17805A is fabricated using silicon gate CMOS and Fujitsu’s advanced four-layer polysilicon and two-
layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the
possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for
the MB81V17805A are not critical and all inputs are LVTTL compatible.
I
PRODUCT LINE & FEATURES
Parameter
MB81V17805A
-60L
-60
-70
-70L
RAS Access Time
Random Cycle Time
Address Access Time
CAS Access Time
Hyper Page Mode Cycle Time
60 ns max.
104 ns min.
30 ns max.
15 ns max.
25 ns min.
432 mW max.
70 ns max.
124 ns min.
35 ns max.
17 ns max.
30 ns min.
396 mW max.
Low Power
Dissipation
Operating Current
Standby
Current
LVTTL Level
CMOS Level
3.6 mW max.
1.8 mW max.
3.6 mW max.
0.54 mW max.
3.6 mW max.
1.8 mW max.
3.6 mW max.
0.54 mW max.
This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be
taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.
2,097,152words
×
8 bits organization
Silicon gate, CMOS, Advanced
Capacitor Cell
All input and output are LVTTL compatible
2,048 refresh cycles every 32.8 ms
Self refresh function
Standard and low power versions
Early write or OE controlled write capability
RAS-only, CAS-before-RAS, or Hidden Refresh
Hyper Page Mode, Read-Modify-Write capability
On chip substrate bias generator for high
performance
相關(guān)PDF資料
PDF描述
MB81V17805A-60L CMOS 2M ×8 BIT Hyper Page Mode Dynamic RAM(CMOS 2M ×8 位超級頁面存取模式動態(tài)RAM)
MB81V17805A-70 CMOS 2M ×8 BIT Hyper Page Mode Dynamic RAM(CMOS 2M ×8 位超級頁面存取模式動態(tài)RAM)
MB81V17805A-70L CMOS 2M ×8 BIT Hyper Page Mode Dynamic RAM(CMOS 2M ×8 位超級頁面存取模式動態(tài)RAM)
MB81V17805B-50 2M ×8 BIT Hyper Page Mode Dynamic RAM(CMOS 2M ×8位超級頁面存取模式動態(tài)RAM)
MB81V17805B-60 2M ×8 BIT Hyper Page Mode Dynamic RAM(CMOS 2M ×8位超級頁面存取模式動態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB82 功能描述:RECTIFIER BRIDGE 8A 200V BR-6 RoHS:否 類別:分離式半導(dǎo)體產(chǎn)品 >> 橋式整流器 系列:- 產(chǎn)品變化通告:Product Discontinuation 14/Mar/2011 標(biāo)準(zhǔn)包裝:1,500 系列:- 電壓 - 峰值反向(最大):1000V 電流 - DC 正向(If):1.5A 二極管類型:單相 速度:標(biāo)準(zhǔn)恢復(fù) >500ns，> 200mA（Io） 反向恢復(fù)時(shí)間(trr):- 安裝類型:表面貼裝 封裝/外殼:4-SMD 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:4-SDIP
MB820 功能描述:ACCY MOUNT BMM 3/4 58A RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
MB-8210 制造商:Maxxtro 功能描述:Bulk
MB82101BAN 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS
MB82101BBN 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*