- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377894 > MB86836PBT (FUJITSU LTD) 32-bit Embedded Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86836PBT |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-bit Embedded Controller |
| 中文描述： | 32-BIT, 90 MHz, RISC MICROCONTROLLER, PBGA144 |
| 封裝： | 12 X 12 MM, PLASTIC, FBGA-144 |
| 文件頁(yè)數(shù)： | 22/82頁(yè) |
| 文件大?。?/td> | 1373K |
| 代理商： | MB86836PBT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
MB86830 Series
22
(Notes on Board Wiring)
For connecting the power supply and ground (GND), use multiple V
DD
and V
SS
pins. The system board based
on the MB86830 series must be a multilayer board containing power supply (V
DD
) and GND (V
SS
) layers for
stable power supply. Leave any pin designated as “N.C.” unconnected.
Insert sufficient decoupling capacitors near the MB86830 series. Changes to the output levels of many of the
output pins on the MB86830 series (in particular, those with large load capacitance) may cause variation in
power supply.
For those systems which run at a high frequency, low-inductance capacitors and mutual wiring are recom-
mended. Inductance can be lowered by shortening the distance between the processor and decoupling
capacitor.
For system reliability, the pin entering the tristate when the MB86830 series enters the bus grant state should
be driven by a bus master. In particular, the LOCK#, ADR<27:2>, ASI<3:0> (ASI<3:0>/ADR<28:31>, ASI<3:0>
/ADR<24:27>), BE0# to BE3#, D<31:0>, AS#, and RDWR# pins must be driven by other bus masters. Usually,
these pins require no external pull-up resistor because they are driven by the processor when the processor
is active or idle.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage,
current,temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86836PMT2 | 32-bit Embedded Controller |
| MB86941PFV | Peripheral LSI for SPARClite |
| MB86941 | Peripheral LSI for SPARClite |
| MB86942 | Peripheral LSI for SPARClite |
| MB86942PFV | Peripheral LSI for SPARClite |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86836PMT2 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86930-30ZF-G-BND | 制造商:FUJITSU 功能描述: |
| MB86941 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
| MB86941PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
| MB86942 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。