- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377894 > MB86836PBT (FUJITSU LTD) 32-bit Embedded Controller PDF資料下載
參數(shù)資料
| 型號： | MB86836PBT |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-bit Embedded Controller |
| 中文描述： | 32-BIT, 90 MHz, RISC MICROCONTROLLER, PBGA144 |
| 封裝： | 12 X 12 MM, PLASTIC, FBGA-144 |
| 文件頁數(shù)： | 70/82頁 |
| 文件大小： | 1373K |
| 代理商： | MB86836PBT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
MB86830 Series
70
16. Interrupt controller (IRC)
(1)Trigger Mode 0 Register (TRGM0)
CS3#
=
L, Address<9:2>
=
0x00
bit 31 to bit 16 :Reserved [“0”Write, Don’t care for read]
bit 15 to bit 0
:Trigger Mode (High Level
=
00, Low Level
=
01, High Edge
=
10, Low Edge
=
11, RST
=
00)
(2)Trigger Mode 1 Register (TRGM1)
CS3#
=
L, Address<9:2>
=
0x01
bit 31 to bit 16 :Reserved [“0”Write, Don’t care for read]
bit 15 to bit 2
:Trigger Mode (High Level
=
00, Low Level
=
01, High Edge
=
10, Low Edge
=
11, RST
=
00)
bit 1 to bit 0
:Reserved [“0”Write, Read“0”]
(3)Request Sense Register (REQSNS)[Read only]
CS3#
=
L, Address<9:2>
=
0x02
bit 31 to bit 16 :Reserved [Don’t care for read]
bit 15 to bit 1
:Request Sense 15 to Request Sense 1 (RST
=
0)
bit 0
:Reserved [Read“0”]
(4)Request Clear Register (REQCLR)[Wite only]
CS3#
=
L, Address<9:2>
=
0x03
bit 31 to bit 16 :Reserved [“0”Write]
bit 15 to bit 1
:Request Clear 15 to Request Clear 1 (Clear
=
1, Not Clear
=
0)
bit 0
:Reserved [“0”Write]
(5)Interrupt Mask Register (IMASK)
CS3#
=
L, Address<9:2>
=
0x04
bit 31 to bit 16 :Reserved [“0”Write, Don’t care for read]
bit 15 to bit 1
:Mask 15 to Mask 1 (Mask
=
1, Not Mask
=
0, RST
=
1)
bit 0
:IRL Mask (Mask
=
1, Not Mask
=
0, RST
=
0)
bit
→
31
16 15 14 13 12 11 10 9
8
7
6 5
4
3
2
1
0
Reserved
ch 15
ch 14
ch 13
ch 12
ch 11
ch 10
ch 9
ch 8
bit
→
31
16
15 14
13 12
11 10
9
8
7
6
5
4
3
2 1
0
Reserved
ch 7
ch 6
ch 5
ch 4
ch 3
ch 2
ch 1
0 0
bit
→
31
16 15
1
0
Reserved
Request Sense 15 to Request Sense 1
0
bit
→
31
16 15
1
0
Reserved
Request Clear 15 to Request Clear 1
0
bit
→
31
16 15
1
0
Reserved
Mask 15 to Mask 1
IM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86836PMT2 | 32-bit Embedded Controller |
| MB86941PFV | Peripheral LSI for SPARClite |
| MB86941 | Peripheral LSI for SPARClite |
| MB86942 | Peripheral LSI for SPARClite |
| MB86942PFV | Peripheral LSI for SPARClite |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86836PMT2 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86930-30ZF-G-BND | 制造商:FUJITSU 功能描述: |
| MB86941 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
| MB86941PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
| MB86942 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。