參數(shù)資料
型號(hào): MB86967PFV
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces
中文描述: 1 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP80
封裝: PLASTIC, LQFP-80
文件頁(yè)數(shù): 45/129頁(yè)
文件大?。?/td> 1499K
代理商: MB86967PFV
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)
45
MB86967
(7) DLCR6: Control Register 1
DLCR6 sets the MB86966 operation modes.
(Continued)
* :This register is accessible only for the device initialization.
Bit 7
Bit 6
100NS/
150NS
0
Bit 5
Bit 4
Bit 3
TX BUF
SIZE 1
0
Bit 2
TX BUF
SIZE 0
1
Bit 1
BUF
SIZE 1
1
Bit 0
BUF
SIZE 0
0
Read/Write
ENA DLC
SB/SW
BB/BW
Initial Value
1
1
1
Bit no.
7
Bit name
ENA DLC
(Enable Data
Link Controller)
Operation
Read/Write
Value
0
Function
When 0 is written to this bit, the MB86967 is ready for
transmitting and receiving. When this bit is 0, the node ID
register and multicast address register cannot be accessed.
The data link controller and buffer manager in the MB86967
are initialized and both the transmitter and receiver buffers are
also initialized.
Sets cycle time of external SRAM to 150 ns
Sets cycle time of external SRAM to 100 ns.
In this case, use SRAM with an access time of 80 ns or less.
Selects width of system data bus
1
6
100NS/150NS
(SRAM Cycle
Time Select)
Read/Write
0
1
5
SB/SW
(System Bus
Width Select)
Read/Write
PC Card Mode
When 1 is written to bit 5 (IOIS8) of the CCR1, the SB/-SW
bit is set to 1, placing the system data bus in the byte
transfer mode. When 0 is written, the SB/-SW bit is set to 0,
placing the system data bus in the word transfer mode.
In the PC card mode, writing to the SB/-SW bit is performed
by CCR1. Writing from DLCR6 does not affect bit 5.
General-purpose Bus Mode
The reversed value of the SB/SW bit is output to the
external pin SB/SW.
The width of the buffer memory data bus is fixed to 8 bits. The
read value of this bit is always 1.
Not affected
Sets size of transmitter buffer.
4
BB/BW
(Buffer Memory
Bus Width)
Read
1
Write
3 and 2 TX BUF SIZE 1
TX BUF SIZE 0
(Transmitter
Buffer Size)
Read/Write
SB/SW
0
1
System Data Bus
16 bit
8 bit
TX BUF SIZE
1
0
0
1
1
Bank
Capacity
Bank
Count
Buffer
Capacity
0
0
1
0
1
2 Kbyte
2 Kbyte
4 Kbyte
8 Kbyte
1
2
2
2
2 Kbyte
4 Kbyte
8 Kbyte
16 Kbyte
相關(guān)PDF資料
PDF描述
MB86977 IP PACKET FORWARDING ENGINE
MB86977PFV-G-BND IP PACKET FORWARDING ENGINE
MB86H20 SmartMPEG
MB86H21 MPEG-2 Decoder with Integrated NDS ICAM
MB86H22 MPEG-2 Decoder for ext. Temperature Range
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86977 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE
MB86977PFV-G-BND 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE
MB86A21PMC-G-BNDE1 制造商:FUJITSU 功能描述:
MB86A21PMC-G-JNE1 制造商:FUJITSU 功能描述:
MB86A22PMC-ES-BNDE1 制造商:FUJITSU 功能描述: