1.6 Pin Description
13
43 to
45
P70/TOT0, P71/
TOT1, P72
I
P70 to P72 are general-purpose I/O ports. This function is
enabled when output from 16-bit timers #0 to #1 is also dis-
abled.
TOT0 to TOT1 are 16-bit timer output pins. This function is
enabled when output from 16-bit timers #0 to #1 is also
enabled.
46
P73/SCK1
F
P73 is a general-purpose I/O port. This function is enabled
when clock output from SSI #1 is disabled.
SCK1 is the SSI #1 clock output. This function is enabled
when clock output from SSI #1 is enabled.
47
P74/SID1
F
P74 is a general-purpose I/O port. This function is enabled at
all times.
SID1 is the data input pins for SSI #1. This function is used
for input at all times when SSI #1 is receiving input, and there-
fore I/O access from other functions should not be attempted
unless intended.
48
P75/SOD1
F
P75 is a general-purpose I/O port. This function is enabled
when data output from SSI #1 is disabled.
SOD0 is the SSI #1 data output. This function is enabled when
data output from SSI #1 is enabled.
49 to
50
P80/INT0 and
P81/INT1
G
P80 and P81 are general-purpose I/O ports. This function is
enabled at all times.
INT0 to INT1 are external interrupt input pins. This function
is used for input at all times when the external interrupt func-
tion is enabled, and therefore I/O access from other functions
should not be attempted unless intended.
51
P82/INT2
/ATGX
F
P82 is a general-purpose I/O port. This function is enabled at
all times.
INT2 is an external interrupt input pin. This function is used
for input at all times when the external interrupt function is
enabled, and therefore I/O access from other functions should
not be attempted unless intended. This pin is held at low level
when the CPU is in stop mode, and therefore the signal for
recovery from stop mode should be input at INT0 or INT1.
ATGX is the A/D converter start trigger input pin. This func-
tion is used for input at all times when the A/D converter is in
standby mode, and therefore I/O access from other functions
should not be attempted unless intended.
52
P50/CLK
F
P50 is a general-purpose I/O port. This function is enabled
when the clock signal output setting is disabled.
CLK is the clock signal output pin. This function is enabled
when clock signal output setting is enabled.
53
P51/RDY
E
P51 is a general-purpose I/O port. This function is enabled
when the ready function is disabled.
RDY is the ready signal input pin. This function is enabled
when the ready function is enabled.
Table 1.6 Pin Description (Continued)
Pin No.
Name
Circuit type
Function