![](http://datasheet.mmic.net.cn/30000/MB90662APFM_datasheet_2367560/MB90662APFM_107.png)
2.4 Multi-Function Timer
102
Chapter 2: Hardware
Fig. 2.4.14 Positive-Polarity Non-Overlapping Signal Generation
When the DMOD bit in the DTCR register indicates an active level ‘0’ (negative polarity) signal, a
non-overlapping signal is generated using the falling edges of the RT1 to RT3 signals and their
inverse signals, by applying a delay equivalent to the non-overlapping interval setting in the
DTCMR register.
If this interval is smaller than the non-overlapping interval determined by the RT1 to RT3 pulse
width, the 8-bit counter counts the next edge delay. This therefore prevents the signal from
fluctuating.
Fig. 2.4.15 Negative-Polarity Non-Overlapping Signal Generation
[CAUTION]
The following table shows DTC7 to DTC0 bit values and the corresponding non-
overlapping intervals. The setting 00H should not be used.
b) Operating Control
The dead-time timer operates when the DT1 bit is set to ‘1’ during the first write cycle after release
of a reset to the DTCR register.
At this time, if the DT1 bit is set to ‘0,’ the dead-time timer will be inoperable.
The second and subsequent write cycles can only overwrite the DTIE, DTIF and DT0 bits.
c) 3-Phase Waveform Output Disable Bit Operation
With the 3-phase waveform output enabled (DT1=‘1’), if the DT0 bit in the DTCR register is set to
'0,' a non-overlapping 3-phase output signal is produced, and if the DT0 bit is set to ‘1’ the signal is
fixed at inactive level.
Pin
Output signal
U
Inverted signal with delay applied at RT1 rising edge
V
Inverted signal with delay applied at RT2 rising edge
W
Inverted signal with delay applied at RT3 rising edge
X
Signal with delay applied at RT1 falling edge
Y
Signal with delay applied at RT2 falling edge
Z
Signal with delay applied at RT3 falling edge
DTC7 to DTC0
Non-overlapping interval (machine cycles)
Other than DCS1,0=00B
When DCS1,0=00B
00000000
Setting prohibited
00000001
1 × clock source
2 × clock source
00000010
2 × clock source
3 × clock source
11111110
254 × clock source
255 × clock source
11111111
255 × clock source
256 × clock source
* Clock source: Dead-time timer clock source selected by DCS1,0 bits in DTSR register.
Negative-Polarity Non-Overlapping Signal Generation
Count value
1 machine cycle
DTCMR
Time
1 machine cycle
setting value
RT1
U
X