- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377945 > MBM29F200TC-70PFTR (FUJITSU LTD) Dual, Current-Limited, Power-Distribution Switches 8-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | MBM29F200TC-70PFTR |
| 廠商： | FUJITSU LTD |
| 元件分類： | DRAM |
| 英文描述： | Dual, Current-Limited, Power-Distribution Switches 8-SOIC -40 to 85 |
| 中文描述： | 128K X 16 FLASH 5V PROM, 70 ns, PDSO48 |
| 封裝： | PLASTIC, REVERSE, TSOP1-48 |
| 文件頁數(shù)： | 10/48頁 |
| 文件大?。?/td> | 508K |
| 代理商： | MBM29F200TC-70PFTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
10
MBM29F200TC
-55/-70/-90
/MBM29F200BC
-55/-70/-90
I
FUNCTIONAL DESCRIPTION
Read Mode
The MBM29F200TC/BC has two control functions which must be satisfied in order to obtain data at the outputs.
CE is the power control and should be used for a device selection. OE is the output control and should be used
to gate data to the output pins if a device is selected.
Address access time (t
ACC
) is equal to the delay from stable addresses to valid output data. The chip enable
access time (t
CE
) is the delay from stable addresses and stable CE to valid data at the output pins. The output
enable access time is the delay from the falling edge of OE to valid data at the output pins (Assuming the
addresses have been stable for at least t
ACC
- t
CE
time).
Standby Mode
There are two ways to implement the standby mode on the MBM29F200TC/BC devices, one using both the CE
and RESET pins; the other via the RESET pin only.
When using both pins, a CMOS standby mode is achieved with CE and RESET inputs both held at V
CC
± 0.3 V.
Under this condition the current consumed is less than 5
μ
A max. A TTL standby mode is achieved with CE and
RESET pins held at V
IH
. Under this condition the current is reduced to approximately 1mA. During Embedded
Algorithm operation, V
CC
Active current (I
CC2
) is required even CE = V
IH
. The device can be read with standard
access time (t
CE
) from either of these standby modes.
When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at V
SS
± 0.3 V
(CE = “H” or “L”). Under this condition the current is consumed is less than 5
μ
A max. A TTL standby mode is
achieved with RESET pin held at V
IL
, (CE= “H” or “L”). Under this condition the current required is reduced to
approximately 1mA. Once the RESET pin is taken high, the device requires t
RH
of wake up time before outputs
are valid for read access.
In the standby mode the outputs are in the high impedance state, independent of the OE input.
Output Disable
With the OE input at a logic high level (V
IH
), output from the device is disabled. This will cause the output pins
to be in a high impedance state.
Autoselect
The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer
and type. This mode is intended for use by programming equipment for the purpose of automatically matching
the devices to be programmed with its corresponding programming algorithm. This mode is functional over the
entire temperature range of the device.
To activate this mode, the programming equipment must force V
ID
(11.5 V to 12.5 V) on address pin A
9
. Two
identifier bytes may then be sequenced from the devices outputs by toggling address A
0
from V
IL
to V
IH
. All
addresses are don't cares except A
0
, A
1
and A
6
( A
-1
) (See Tables 4.1).
The manufacturer and device codes may also be read via the command register, for instances when the
MBM29F200TC/BC is erased or programmed in a system without access to high voltage on the A
9
pin. The
command sequence is illustrated in Table 7 (refer to Autoselect Command section).
A
0
= V
IL
represents the manufacturer’s code (Fujitsu = 04H) and A
0
= V
IH
the device identifier code
(MBM29F200TC =51H and MBM29F200BC = 57H for
×
8 mode; MBM29F200TC = 2251H and MBM29F200BC
= 2257H for
×
16 mode). These two bytes/words are given in the tables 4.1 and 4.2. All identifiers for manufacturer
and device will exhibit odd parity with DQ
7
defined as the parity bit. In order to read the proper device codes
when executing the autoselect, A
1
must be V
IL
(See Tables 4.1 and 4.2).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29F200TC-90 | 2M (256K X 8/128K X 16) BIT |
| MBM29F200TC-90PF | Replaced by TPS2043B : 0.7A, 2.7-5.5V Triple (2In/3Out) Hi-Side MOSFET, Fault Report, Act-Low Enable 16-SOIC -40 to 85 |
| MBM29F200TC-90PFTN | 2M (256K X 8/128K X 16) BIT |
| MBM29F200TC-90PFTR | 2M (256K X 8/128K X 16) BIT |
| MBM29F400BA | 4M (512K×8/256K ×16) Bit Flash Memory(4M 單5V 電源電壓512K×8/256K ×16位閃速存儲(chǔ)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29F200TC-90 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:2M (256K X 8/128K X 16) BIT |
| MBM29F200TC-90PF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:2M (256K X 8/128K X 16) BIT |
| MBM29F200TC-90PF-S# | 制造商:FUJITSU 功能描述: |
| MBM29F200TC-90PFTN | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:2M (256K X 8/128K X 16) BIT |
| MBM29F200TC-90PFTR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:2M (256K X 8/128K X 16) BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。