- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377949 > MBM29LV080-12 (Fujitsu Limited) 8M (1M ×8) Bit Flash Memory(8M (1M ×8)位 單5V 電源電壓閃速存儲器) PDF資料下載
參數(shù)資料
| 型號： | MBM29LV080-12 |
| 廠商： | Fujitsu Limited |
| 英文描述： | 8M (1M ×8) Bit Flash Memory(8M (1M ×8)位 單5V 電源電壓閃速存儲器) |
| 中文描述： | 8米（1米× 8）位閃存（8米（1米× 8）位單5V的電源電壓閃速存儲器） |
| 文件頁數(shù)： | 11/44頁 |
| 文件大?。?/td> | 420K |
| 代理商： | MBM29LV080-12 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
11
MBM29LV080
-10/-12/-15
Write
Device erasure and programming are accomplished via the command register. The contents of the register serve
as inputs to the internal state machine. The state machine outputs dictate the function of the device.
The command register itself does not occupy any addressable memory location. The register is a latch used to
store the commands, along with the address and data information needed to execute the command. The command
register is written by bringing WE to V
IL
, while CE is at V
IL
and OE is at V
IH
. Addresses are latched on the falling
edge of WE or CE, whichever happens later; while data is latched on the rising edge of WE or CE, whichever
happens first. Standard microprocessor write timings are used.
Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.
Sector Protection
The MBM29LV080 features hardware sector protection. This feature will disable both program and erase operations
in any number of sectors (0 through 15). The device is shipped with all sector groups unprotected.
To activate this mode, the programming equipment must force V
ID
on address pin A
9
and control pin OE, (Suggest
V
ID
= 11.5 V), CE = V
IL
. The sector addresses (A
19
, A
18
, A
17
and A
16
) should be set to the sector to be protected.
Tables 4 and 5 define the sector address for each of the sixteen (16) individual sectors. Programming of the protection
circuitry begins on the falling edge of the WE pulse and is terminated with the rising edge of the same. Sector
addresses must be held constant during the WE pulse. Refer to figures 14 and 21 for sector protection waveforms
and algorithm.
To verify programming of the protection circuitry, the programming equipment must force V
ID
on address pin A
9
with
and at V
IL
and at V
IH
. Scanning the sector addresses (A
19
, A
18
, A
17
, A
16
, A
15
, A
14
and A
13
) while (A
10
, A
6
, A
1
, A
0
)
= (0, 0, 1, 0) will produce a logical “1” code at device output DQ
0
for a protected sector. Otherwise the device will
produce 00H for unprotected sector. In this mode, the lower order addresses, except for A
0
, A
1
, A
6
and A
10
are
DON’T CARE. Address locations with A
1
= V
IL
are reseved for Autoselect manufacturer and device codes.
Temporary Sector Unprotection
This feature allows temporary unprotection of previously protected sector groups of the MBM29LV080 device in
order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V).
During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group
addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sector will be protected
again. Refer to Figures 15 and 22.
RESET
Hardware Reset
The MBM29LV080 device may be reset by driving the RESET pin to V
IL
. The RESET pin must be kept low (V
IL
) for
at least 500 ns. Any operation in progress will be terminated and the internal state machine will be reset to the read
mode 20
μ
s after the RESET pin is driven low. If a hardware reset occurs during a program operation, the data at
that particular location will be indeterminate.
When the RESET pin is low and the internal reset is complete, the device goes to standby mode and cannot be
accessed. Also, note that all the data output pins are tri-stated for the duration of the RESET pulse. Once the RESET
pin is taken high, the device requires t
RH
for read access.
The RESET pin may be tied to the system reset input. Therefore, if a system reset occurs during the Embedded
Program or Erase Algorithm, the device will be automatically reset to read mode and this will enable the system's
microprocessor to read the boot-up firmware from the Flash memory.
相關PDF資料 |
PDF描述 |
|---|---|
| MBM29LV080-15 | 8M (1M ×8) Bit Flash Memory(8M (1M ×8)位 單5V 電源電壓閃速存儲器) |
| MBM29LV080A | Audio codec with touch screen controller and power management monitor |
| MBM29LV080A-12 | 8M (1M x 8) BIT |
| MBM29LV080A-12PTR | 8M (1M x 8) BIT |
| MBM29LV080A-70PTR | Low-cost stereo filter DAC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29LV080A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT |
| MBM29LV080A-12 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT |
| MBM29LV080A-12PTR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT |
| MBM29LV080A-12PTV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT |
| MBM29LV080A-70 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。