- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359129 > MC13211 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) ZigBee- Compliant Platform - 2.4 GHz Low Power Transceiver for the IEEE 802.15.4 Standard plus Microcontroller(ZigBee平臺(tái)- 為IEEE 802.15.4標(biāo)準(zhǔn)和微控制器設(shè)計(jì)的2.4 GHz低功率收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MC13211 |
| 廠(chǎng)商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | ZigBee- Compliant Platform - 2.4 GHz Low Power Transceiver for the IEEE 802.15.4 Standard plus Microcontroller(ZigBee平臺(tái)- 為IEEE 802.15.4標(biāo)準(zhǔn)和微控制器設(shè)計(jì)的2.4 GHz低功率收發(fā)器) |
| 中文描述： | ZigBee兼容平臺(tái)- 2.4 GHz的低功耗收發(fā)器符合IEEE 802.15.4標(biāo)準(zhǔn)加微控制器（ZigBee的平臺(tái)-為IEEE 802.15.4無(wú)線(xiàn)標(biāo)準(zhǔn)和微控制器設(shè)計(jì)的2.4 GHz的低功率收發(fā)器） |
| 文件頁(yè)數(shù)： | 29/70頁(yè) |
| 文件大?。?/td> | 802K |
| 代理商： | MC13211 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
MC13211/212/213/214 Technical Data, Rev. 0.0,
Freescale Semiconductor
29
5.4
MCU Internal Clock Generator (ICG)
The ICG provides multiple options for MCU clock sources. This block along with the ability to provide
the MCU clock form the modem offers a user great flexibility when making choices between cost,
precision, current draw, and performance. As seen in
Figure 17
, the ICG consists of four functional blocks.
Oscillator Block
— The Oscillator Block provides means for connecting an external crystal or
resonator. Two frequency ranges are software selectable to allow optimal start-up and stability.
Alternatively, the oscillator block can be used to route an external square wave to the MCU system
clock. External sources such as the modem CLKO output can provide a low cost source or a very
precise clock source. The oscillator is capable of being configured for low power mode or high
amplitude mode as selected by HGO.
Internal Reference Generator
— The Internal Reference Generator consists of two controlled
clock sources. One is designed to be approximately 8 MHz and can be selected as a local clock for
the background debug controller. The other internal reference clock source is typically 243 kHz
and can be trimmed for finer accuracy via software when a precise timed event is input to the MCU.
This provides a highly reliable, low-cost clock source.
Frequency-Locked Loop
— A Frequency-Locked Loop (FLL) stage takes either the internal or
external clock source and multiplies it to a higher frequency. Status bits provide information when
the circuit has achieved lock and when it falls out of lock. Additionally, this block can monitor the
external reference clock and signals whether the clock is valid or not.
Clock Select Block
— The Clock Select Block provides several switch options for connecting
different clock sources to the system clock tree. ICGDCLK is the multiplied clock frequency out
of the FLL, ICGERCLK is the reference clock frequency from the crystal or external clock source,
and FFE (fixed frequency enable) is a control signal used to control the system fixed frequency
clock (XCLK). ICGLCLK is the clock source for the background debug controller (BDC).
The module is intended to be very user friendly with many of the features occurring automatically without
user intervention.
5.4.1
Features
Features of the ICG and clock distribution system:
Several options for the MCU primary clock source allow a wide range of cost, frequency, and
precision choices:
— 32 kHz–100 kHz crystal or resonator
— 1 MHz–16 MHz crystal or resonator
— External clock supplied by modem CLKO or other source
— Internal reference generator
Defaults to self-clocked mode
to minimize startup delays
Frequency-locked loop (FLL) generates 8 MHz to 40 MHz (for bus rates up to 20 MHz). When
using modem CLKO as external source, maximum FLL frequency is 32 MHz (16 MHz bus rate)
with CLKO = 16 MHz or maximum FLL frequency is 40 MHz (20 MHz bus rate) with CLKO =
4 MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14467P | Low-Power CMOS Ionization Smoke Detector IC |
| MC14467P1 | Other Analog Circuits |
| MC14467P-1 | Low-Power CMOS Ionization Smoke Detector IC |
| MC14467-1 | Low-Power CMOS Ionization Smoke Detector IC |
| MC14467P1 | Low-Power CMOS Ionization Smoke Detector IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC13211_08 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:ZigBee⑩- Compliant Platform -2.4 GHz Low Power Transceiver for the IEEE㈢ 802.15.4 Standard plus Microcontroller |
| MC13211R2 | 功能描述:射頻收發(fā)器 SIP 802.15.4 2.4GHZ 16KB RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類(lèi)型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類(lèi)型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| MC13212 | 功能描述:射頻收發(fā)器 TOROWEAP IC 32K RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類(lèi)型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類(lèi)型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| MC13212R2 | 功能描述:射頻收發(fā)器 SIP 802.15.4 2.4GHZ 32KB RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類(lèi)型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類(lèi)型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| MC13213 | 功能描述:射頻收發(fā)器 TOROWEAP IC 60K RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類(lèi)型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類(lèi)型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。