- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371014 > MC145181 (Motorola, Inc.) Dual 550/60MHz PLL Frequency Synthesizers with DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙550/60MHzPLL頻率合成器) PDF資料下載
參數(shù)資料
| 型號： | MC145181 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Dual 550/60MHz PLL Frequency Synthesizers with DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙550/60MHzPLL頻率合成器) |
| 中文描述： | 雙550/60MHz鎖相環(huán)頻率合成器的DAC和電壓倍增器（帶數(shù)模轉(zhuǎn)換器和電壓乘法器的雙550/60MHzPLL頻率合成器） |
| 文件頁數(shù)： | 51/71頁 |
| 文件大小： | 907K |
| 代理商： | MC145181 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
MC145181
51
MOTOROLA RF/IF DEVICE DATA
If additional filtering is desired, R1 may be split into two
equal resistors and a capacitor to ground inserted. Since the
closest resistance to one–half of 9 k is 4.7 k
, this value is
chosen for R1a and R1b. The maximum value for the added
capacitance is based on the bandwidth of the original loop
filter.
The general form for the transfer function for the passive
filter shown in Figure 54, can be shown to have the form:
s +
ω
2
(s +
ω
1) (s +
ω
3)
F(s) = Kh
where
(R1a + R1b + R2) C
1
ω
1 =
,
R2C
1
ω
2 =
,
(R1 + R2)
1
R1a R1b + R1a R2
ω
3 =
,
Cc
where
R1 = R1a + R1b
and
ω
3 >
ω
2 .
Since splitting R1 into two equal values, R1a and R1b, and
inserting the capacitance between the junction of R1a and
R1b does not change the position of the pole located at
ω
1,
the value of
ω
1 remains
1
ω
1 =
(R1a + R1b + R2) C
The 0 identified at
ω
2 = 1/R2 C is also unaffected by the
addition of Cc if
ω
3 >
ω
2.
Since
.
=
(R1 + R2) C
1
2
R1
R1a = R1b =
.
the value of Cc can be determined by specifying the value for
ω
3 and using the values already determined for R1 and R2.
The rule of thumb is to choose
ω
3 to be 10 x
ω
B so as not to
impact the original filter.
ω
B can be found as
(2 + 4
ζ
2 + 4
ζ
4)]
ω
B =
ω
n
[1 + 2
ζ
2 +
ω
B = 628.3 rad/s
(2+ 4 (0.707)2 + 4 (0.707)4)]
[1 + 2 (0.707)2
+
= 1.293 x 103 rad/s .
10
ω
B = 12.93 x 103 rad/s .
The circuit for the passive loop filter is shown in Figure 54.
R1 is split into two equal values and Cc inserted at the
junction of R1a and R1b. Using the values defined above, Cc
is determined to be
1
R1a R1b + R1a R2
(R1 + R2)
ω
3
Cc =
(R1 + R2) 10
1
R1a R1b + R1a R2
=
= 10.83 nfd
.
10 nfd
ω
B
ω
3
Figure 54. Passive Loop Filter for PDout
R1a
10 k
0
0
C
15 k
10 k
R1b
+
10 n
0
Cc
V1
IC = 0
50 n
R2
V
Open Loop AC Analysis of the Loop Filter
AC analysis is chosen for the mode of simulation for
PSpice and VSIN is chosen for V1 and is set to produce a 1 V
peak output signal. The simulation is then run and the result
shown in Figure 55.
A Bode plot of the loop filter is obtained which describes
the open loop characteristics of the loop filter. The corner
frequencies of the filter can be modified and the simulation
rerun until the desired wave shape is obtained. Since AC
analysis runs much faster than transient analysis, the AC
open loop analysis of the loop filter is much quicker and
requires less resources than the closed loop transient
analysis.
Closed Loop Filter Simulations Using PSpice
The top level schematic for simulating a simple loop filter
for PDout operating closed loop, is shown in Figure 56. This
filter uses the values calculated above.
The schematic represents the PLL function using the
internal phase detector, PDout, the loop filter calculated
above, and a VCO. The parameter table allows altering the
divider value of N, the maximum current obtained from
PDout, and PDout charge pump voltage from the top level
schematic.
The schematic for the VCO is shown in Figure 57. Analog
behavioral modeling is used rather than discrete transistor
modeling to reduce component count and improve simulation
efficiency.
The behavioral VCO is composed of an integrator that
transforms the input ctrl into the voltage control V(int) and a
sine wave generator function whose frequency is controlled
by V(int). EVALUE and GVALUE functions are used to
perform the transforms. The analog behavioral models, ABM
and ABMI, can also be used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145193 | 1.1GHz PLL Frequency Synthesizer(1.1GHz PLL頻率合成器) |
| MC145202-1 | PLL Frequency Synthesizer(2.0GHz PLL頻率合成器) |
| MC145225 | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| MC145230 | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| MC14528BCL | Dual Monostable Multivibrator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14518BCP | 功能描述:計數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14518BCPG | 功能描述:計數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14518BDW | 功能描述:計數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14518BDWG | 功能描述:計數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14518BDWR2 | 功能描述:計數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。