- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359132 > MC33298 (飛思卡爾半導(dǎo)體(中國)有限公司) Eight Output Switch with Serial Peripheral Interface I/O(帶SPI接口的八輸出開關(guān)) PDF資料下載
參數(shù)資料
| 型號： | MC33298 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | Eight Output Switch with Serial Peripheral Interface I/O(帶SPI接口的八輸出開關(guān)) |
| 中文描述： | 8個串行外圍接口的I / O（帶的SPI接口的八輸出開關(guān)輸出開關(guān)） |
| 文件頁數(shù)： | 15/28頁 |
| 文件大小： | 642K |
| 代理商： | MC33298 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
33298
15
Figure 14. Multiple MCU SPI Control
FUNCTIONAL PIN DESCRIPTION
CS Pin
The 33298 receives its MCU communication through the CS
pin. Whenever this pin is in a logic low state, data can be
transferred from the MCU to the 33298 by way of the SI pin and
from the 33298 to the MCU through the SO pin. Clocked-in data
from the MCU is transferred from the 33298 Shift register and
latched into the power outputs on the rising edge of the CS
signal. On the falling edge of the CS signal, drain status
information is transferred from the power outputs then loaded
into the Shift register of the device. The CS pin also controls the
output driver of the serial output (SO) pin. Whenever the CS pin
goes to a logic low state, the SO pin output driver is enabled
allowing information to be transferred from the 33298 to the
MCU. To avoid data corruption or the generation of spurious
data, it is essential the high-to-low transition of the CS signal
occur only when SCLK is in a logic low state.
SCLK Pin
The system clock (SCLK) pin clocks the internal shift
registers of the 33298. The serial input (SI) pin accepts data into
the Input Shift register on the falling edge of the SCLK signal
while the serial output (SO) pin shifts data information out of the
SO line driver on the rising edge of the SCLK signal. False
clocking of the Shift register must be avoided to guarantee
validity of data. It is essential the SCLK pin be in a logic low
state whenever the chip select bar (CS) pin makes any
transition. For this reason, it is recommended, though not
absolutely necessary, the SCLK pin be kept in a low logic state
as long as the device is not accessed (CS in logic high state).
When CS is in a logic high state, signals at the SCLK and SI
pins are ignored and SO is tri-stated (high impedance). See the
Data Transfer Timing diagram in Figure 16.
SI Pin
This pin is for the input of serial instruction (SI) data. SI is
read on the falling edge of SCLK. A logic high state present on
this pin when the SCLK signal rises will program a specific
output OFF. In turn, the pin turns OFF the specific output on the
rising edge of the CS signal. Conversely, a logic low state
present on the SI pin will program the output ON, In turn, the pin
turns ON the specific output on the rising edge of the CS signal.
To program the eight outputs of the 33298 ON or OFF, an 8-
bit serial stream of data is required to be synchronously entered
into the SI pin starting with Output 7, followed by Output 6,
Output 5, and so on, to Output 0. Referring to Figure 15, the DO
bit is the most significant bit (MSB) corresponding to Output 7.
For each rise of the SCLK signal, with CS held in a logic low
state, a data-bit instruction (ON or OFF) is synchronously
loaded into the Shift register per the data-bit SI state. The Shift
register is full after eight bits of information have been entered.
To preserve data integrity, care should be taken to not transition
SI as SCLK transitions from a low-to-high logic state.
SI
SO
SCLK
CS
8-Bit
33298
SI
SO
SCLK
CS
8-Bit
33298
SI
SO
SCLK
CS
8-Bit
33298
8 Outputs
8 Outputs
8 Outputs
V
DD
V
DD
B0
B1
B0
B1
MC68XX
Microcontroller
SPI
(Master)
A0
A1
A2
A0
A1
A2
MC68XX
Microcontroller
SPI
(Alternate Master)
Parallel
Ports
8-Bit
Parallel
Ports
SCLK
MISO
MOSI
SCLK
MISO
MOSI
SS
SS
8-Bit
F
Freescale Semiconductor, Inc.
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC33385 | QUAD LOW SIDE DRIVER(四低端驅(qū)動器) |
| MC33388 | Fault Tolerant CAN Interface(容錯CAN接口) |
| MC33389 | System Basis Chip with Low Speed Fault Tolerant CAN(帶低速容錯CAN接口的系統(tǒng)基片) |
| MC33390 | J-1850 SERIAL TRANSCEIVER(串行J-1850總線收發(fā)器) |
| MC33394 | Switch Mode Power Supply with Multiple Linear Regulators and High Speed CAN Transceiver(帶有多個線性穩(wěn)壓器和高速CAN收發(fā)器的開關(guān)方式電源) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC33298DW | 功能描述:IC SWITCH SERIAL OCTAL 24-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 內(nèi)部開關(guān) 系列:- 標準包裝:1,000 系列:- 類型:高端/低端驅(qū)動器 輸入類型:SPI 輸出數(shù):8 導(dǎo)通狀態(tài)電阻:850 毫歐，1.6 歐姆 電流 - 輸出 / 通道:205mA，410mA 電流 - 峰值輸出:500mA，1A 電源電壓:9 V ~ 16 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:PG-DSO-20-45 包裝:帶卷 (TR) |
| MC33298DWR2 | 功能描述:IC OCTAL SERIAL SWITCH 24-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 內(nèi)部開關(guān) 系列:- 標準包裝:1,000 系列:- 類型:高端/低端驅(qū)動器 輸入類型:SPI 輸出數(shù):8 導(dǎo)通狀態(tài)電阻:850 毫歐，1.6 歐姆 電流 - 輸出 / 通道:205mA，410mA 電流 - 峰值輸出:500mA，1A 電源電壓:9 V ~ 16 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:PG-DSO-20-45 包裝:帶卷 (TR) |
| MC33298P | 功能描述:IC SWITCH SERIAL OCTAL 20-DIP RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 內(nèi)部開關(guān) 系列:- 標準包裝:1,000 系列:- 類型:高端/低端驅(qū)動器 輸入類型:SPI 輸出數(shù):8 導(dǎo)通狀態(tài)電阻:850 毫歐，1.6 歐姆 電流 - 輸出 / 通道:205mA，410mA 電流 - 峰值輸出:500mA，1A 電源電壓:9 V ~ 16 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:PG-DSO-20-45 包裝:帶卷 (TR) |
| MC33304P | 制造商:ON Semiconductor 功能描述: |
| MC3330P | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。