![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/PC56F8006VWL_datasheet_99245/PC56F8006VWL_51.png)
Specifications
MC56F8006/MC56F8002 Digital Signal Controller, Rev. 4
Freescale Semiconductor
51
8.6
Supply Current Characteristics
Table 22. Supply Current Consumption
Mode
Conditions
Typical @ 3.3 V,
25 °C
Maximum @ 3.6 V,
105 °C
Maximum @ 3.6 V,
125 °C
IDD
1
IDDA
IDD
1
IDDA
IDD
1
IDDA
Run
32 MHz device clock;
relaxation oscillator (ROSC) in high speed
mode;
PLL engaged;
All peripheral modules enabled. TMR and
PWM using 1X clock;
continuous MAC instructions with fetches
from program flash;
ADC/DAC powered on and clocked;
comparator powered on.
41.52 mA
1.71 mA
53 mA
2.7 mA
53 mA
2.9 mA
LSrun 2
200 kHz device clock;
relaxation oscillator (ROSC) in standby
mode;
PLL disabled
All peripheral modules disabled and clock
gated off;
simple loop with fetches from program flash;
340.75
A 1.70 mA
480
A
2.5 mA
495
A
2.6 mA
LPrun 3
32.768 kHz device clock;
Clocked by a 32.768 kHz external crystal
relaxation oscillator (ROSC) in power down;
PLL disabled
All peripheral modules disabled and clock
gated off;
simple loop with fetches from program flash;
166.30
A 1.74 mA
390
A
3.4 mA
399
A
3.8 mA
Wait
32 MHz device clock
relaxation oscillator (ROSC) in high speed
mode
PLL engaged;
All non-communication peripherals enabled
and running;
all communication peripherals disabled but
clocked;
processor core in wait state
19.3 mA
1.78 mA
28 mA
2.7 mA
28 mA
2.8 mA
LSwait 2
200 kHz device clock;
relaxation oscillator (ROSC) in standby
mode;
PLL disabled;
All peripheral modules disabled and clock
gated off;
processor core in wait state
265.42
A 1.70 mA
380
A
2.5 mA
398
A
2.6 mA