All peripherals, except the COP/watchdog timer, run at the syst" />
參數(shù)資料
型號： MC56F8013MFAE
廠商： Freescale Semiconductor
文件頁數(shù)： 107/126頁
文件大?。?/td> 0K
描述： IC DIGITAL SIGNAL CTLR 32-LQFP
標準包裝： 1,250
系列： 56F8xxx
核心處理器： 56800E
芯體尺寸： 16-位
速度： 32MHz
連通性： I²C，SCI，SPI
外圍設(shè)備： POR，PWM，WDT
輸入/輸出數(shù)： 26
程序存儲器容量： 16KB（8K x 16）
程序存儲器類型： 閃存
RAM 容量： 2K x 16
電壓 - 電源 (Vcc/Vdd)： 3 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 6x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 32-LQFP
包裝： 托盤
Resets
56F8013/56F8011 Data Sheet, Rev. 12
Freescale Semiconductor
81
All peripherals, except the COP/watchdog timer, run at the system clock (peripheral bus) frequency1,
which is the same as the main processor frequency in this architecture. The COP timer runs at
MSTR_OSC / 1024. The maximum frequency of operation is SYS_CLK = 32MHz. The only exception is
the Quad Timer and PWM, which can be configured to operate at three times the system bus rate using
TCR and PCR controls, provided the PLL is active and selected.
6.6 Resets
The SIM supports four sources of reset, as shown in Figure 6-15. The two asynchronous sources are the
external reset pin and the Power-On Reset (POR). The two synchronous sources are the software reset,
which is generated within the SIM itself by writing the SIM_CTRL register in Section 6.3.1, and the COP
reset. The SIM uses these to generate resets for the internal logic. These are outlined in Table 6-4. The
first column lists the four primary resets which are calculated. The JTAG circuitry is reset by the Power-On
Reset. Columns two through five indicate which reset sources trigger these reset signals. The last column
provides additional detail.
Figure 6-15 provides a graphic illustration of the details in Table 6-4. Note that the POR_Delay blocks
use the Relaxation Oscillator Clock as their time base since other system clocks are inactive during this
phase of reset.
1. The Quad Timer and PWM modules can be operated at three times the IPBus clock frequency.
Table 6-4 Primary System Resets
Reset Sources
Reset Signal
POR
External
Software
COP
Comments
EXTENDED_POR
X
Stretched version of POR. Relevant 64
Relaxation Oscillator Clock cycles after
POR deasserts.
CLKGEN_RST
X
Released 32 Relaxation Oscillator Clock
cycles after all reset sources have
released.
PERIP_RST
X
Releases 32 Relaxation Oscillator Clock
cycles after the CLKGEN_RST is
released.
CORE_RST
X
Releases 32 SYS_CLK periods after
PERIP_RST is released.
相關(guān)PDF資料
PDF描述
VI-B7M-IY-F4 CONVERTER MOD DC/DC 10V 50W
VI-BVT-IY-F4 CONVERTER MOD DC/DC 6.5V 50W
VE-B6D-IY-B1 CONVERTER MOD DC/DC 85V 50W
VI-BVT-IY-F2 CONVERTER MOD DC/DC 6.5V 50W
VI-BVT-IY-F1 CONVERTER MOD DC/DC 6.5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC56F8013MFAER2 制造商:Freescale Semiconductor 功能描述:16 BIT DSPHC ANGUILLA - Tape and Reel
MC56F8013PB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
MC56F8013VFAE 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 16 BIT DSPHC ANGUILLA RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MC56F8013VFAER2 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 16 BIT DSPHC ANGUILLA RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MC56F8014 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*