![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/MC56F8013VFAE_datasheet_98699/MC56F8013VFAE_19.png)
56F8013/56F8011 Signal Pins
56F8013/56F8011 Data Sheet, Rev. 12
Freescale Semiconductor
19
GPIOB7
(TXD)
(SCL2)
3
Input/
Output
Input/
Output
Input with
internal
pull-up
enabled
Port B GPIO — This GPIO pin can be individually programmed as
an input or output pin.
Transmit Data — SCI transmit data output or transmit / receive in
single wire operation.
Serial Clock — This pin serves as the I2C serial clock.
After reset, the default state is GPIOB7. The alternative peripheral
2. This signal is also brought out on the GPIOB0 pin.
RESET
(GPIOA7)
15
Input
Input/Open
Drain
Output
Input with
internal
pull-up
enabled
Reset — This input is a direct hardware reset on the processor.
When RESET is asserted low, the chip is initialized and placed in the
reset state. A Schmitt trigger input is used for noise immunity. The
internal reset signal will be deasserted synchronous with the internal
clocks after a fixed number of internal clocks.
Port A GPIO — This GPIO pin can be individually programmed as
an input or open drain output pin. Note that RESET functionality is
disabled in this mode and the chip can only be reset via POR, COP
reset, or software reset.
After reset, the default state is RESET.
GPIOB4
(T0)
(CLKO)
19
Input/
Output
Input/
Output
Input with
internal
pull-up
enabled
Port B GPIO — This GPIO pin can be individually programmed as
an input or output pin.
T0 — Timer, Channel 0
Clock Output — This is a buffered clock signal. Using the
SIM_CLKO Select Register (SIM_CLKOSR), this pin can be
programmed as any of the following: disabled (logic 0), CLK_MSTR
(system clock), IPBus clock, or oscillator output. See Section 6.3.7.
After reset, the default state is GPIOB4. The alternative peripheral
Table 2-3 56F8013/56F8011 Signal and Package Information for the 32-Pin LQFP (Continued)
Signal
Name
LQFP
Pin No.
Type
State During
Reset
Signal Description