- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45223 > MC68HC05RC17DW (MOTOROLA INC) 8-BIT, MROM, 2.097 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05RC17DW |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.097 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 110/128頁 |
| 文件大?。?/td> | 561K |
| 代理商： | MC68HC05RC17DW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁當(dāng)前第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
NON-DISCLOSURE
AGREEMENT
REQUIRED
Carrier Modulator Transmitter (CMT)
General Release Specification
MC68HC05RC17 — Rev. 2.0
82
Carrier Modulator Transmitter (CMT)
MOTOROLA
9.5.3.2 Modulator Control and Status Register
The modulator control and status register (MCSR) contains the
modulator and carrier generator enable (MCGEN), interrupt enable (IE),
mode select (MODE), baseband enable (BASE), extended space
(EXSPC), and external interrupt mask (EIMSK) control bits, divide-by-
two prescaler (DIV2) bit, and the end of cycle (EOC) status bit.
EOC — End-Of-Cycle Status Flag
1 = End of modulator cycle (counter = SBUFF) has occurred
0 = Current modulation cycle in progress
EOC is set when a match occurs between the contents of the space
period register, SREG, and the down counter. This is recognized as
the end of the modulation cycle. At this time, the counter is initialized
with the (possibly new) contents of the mark period buffer, MBUFF,
and the space period register, SREG, is loaded with the (possibly new)
contents of the space period buffer, SBUFF. This flag is cleared by a
read of the MCSR followed by an access of MDR2 or MDR3. The EOC
flag is cleared by reset.
DIV2 — Divide-by-two prescaler
1 = Divide-by-two prescaler enabled
0 = Divide-by-two prescaler disabled
The divide-by-two prescaler causes the CMT to be clocked at the bus
rate when enabled; 2 x the bus rate when disabled (fosc). This bit is not
double buffered and so should not be set during a transmission.
Address:
$0014
Bit 7
654321
Bit 0
Read:
EOC
DIV2
EIMSK
EXSPC
BASE
MODE
IE
MCGEN
Write:
Reset:
00000000
= Unimplemented
Figure 9-7. Modulator Control and Status Register (MCSR)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05RC18FN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05RC18DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05SR3B | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC705SR3CP | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC705SR3CFB | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05RC8 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC8DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC8FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC8P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05SC24 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Secure 8-bit microcomputer with EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。