MOTOROLA
10-14
CPU, ADDRESSING MODES, AND INSTRUCTION SET
MC68HC11A8
TECHNICAL DATA
10
2-11
PULY
6
1
2
3
4
5
6
1
2
3
4
Opcode Address
Opcode Address + 1
Opcode Address + 2
Stack Pointer
Stack Pointer + 1
Stack Pointer + 2
Opcode Address
Opcode Address + 1
Stack Pointer
Stack Pointer +1
1
1
1
1
1
1
1
1
1
1
Opcode (Page Select Byte)
($18)
Opcode (Second Byte) ($38)
Irrelevant Data
Irrelevant Data
IYH (High Byte) from Stack
IYH (Low Byte) from Stack
Opcode ($39)
Irrelevant Data
Irrelevant Data
Address of Next Instruction
(High Byte)
Address of Next Instruction
(Low Byte)
Opcode ($3D)
Irrelevant Data
Irrelevant Data
Irrelevant Data
Irrelevant Data
Irrelevant Data
Irrelevant Data
Irrelevant Data
Irrelevant Data
Irrelevant Data
Opcode ($3B)
Irrelevant Data
Irrelevant Data
Condition Code Register from
Stack
B Accumulator from Stack
A Accumulator from Stack
IXH (High Byte) from Stack
IXL (Low Byte) from Stack
IYH (High Byte) from Stack
IYL (Low Byte) from Stack
Address of Next Instruction
(High Byte)
Address of Next Instruction
(Low Byte)
Opcode ($3F)
Irrelevant Data
Return Address (Low Byte)
Return Address (High Byte)
IYL (Low Byte) to Stack
IYH (High Byte) to Stack
IXL (Low Byte) to Stack
IXH (High Byte) to Stack
A Accumulator to Stack
B Accumulator to Stack
Condition Code Register to
Stack
Irrelevant Data
SWI Service Routine Address
(High Byte)
SWI Service Routine Address
(Low Byte)
2-12
RTS
5
5
Stack Pointer + 2
1
2-13
MUL
10
1
2
3
4
5
6
7
8
9
10
1
2
3
4
Opcode Address
Opcode Address + 1
$FFFF
$FFFF
$FFFF
$FFFF
$FFFF
$FFFF
$FFFF
$FFFF
Opcode Address
Opcode Address + 1
Stack Pointer
Stack Pointer + 1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2-14
RTI
12
5
6
7
8
9
10
11
12
Stack Pointer + 2
Stack Pointer + 3
Stack Pointer + 4
Stack Pointer + 5
Stack Pointer + 6
Stack Pointer + 7
Stack Pointer + 8
Stack Pointer + 9
1
1
1
1
1
1
1
1
2-15
SWI
14
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Opcode Address
Opcode Address + 1
Stack Pointer
Stack Pointer – 1
Stack Pointer – 2
Stack Pointer – 3
Stack Pointer – 4
Stack Pointer – 5
Stack Pointer – 6
Stack Pointer – 7
Stack Pointer – 8
Stack Pointer – 8
Address of SWI
Vector (First Location)
Address of Vector + 1
(Second Location)
1
1
0
0
0
0
0
0
0
0
0
1
1
1
Table 10-2 Cycle-by-Cycle Operation — Inherent Mode (Sheet 2 of 4)
Reference
Number*
Address Mode
and Instructions
Cycles Cycle
#
Address Bus
R/W
Line
Data Bus
* The reference number is given to provide a cross-reference to Table 10-1.