參數(shù)資料
型號: MC68HC705P6ADW
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
封裝: SOIC-28
文件頁數(shù): 21/98頁
文件大?。?/td> 532K
代理商: MC68HC705P6ADW
Operating Modes
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
28
Freescale Semiconductor
Figure 3-1. User Mode Pinout
3.4 Low-Power Modes
The MC68HC705P6A is capable of running in a low-power mode in each of its configurations. The WAIT
and STOP instructions provide three modes that reduce the power required for the MCU by stopping
various internal clocks and/or the on-chip oscillator. The SWAIT bit in the MOR is used to modify the
behavior of the STOP instruction from stop mode to halt mode. The flow of the stop, halt, and wait modes
is shown in Figure 3-2.
3.4.1 STOP Instruction
The STOP instruction can result in one of two modes of operation depending on the state of the SWAIT
bit in the MOR. If the SWAIT bit is clear, the STOP instruction will behave like a normal STOP instruction
in the M68HC05 Family and place the MCU in stop mode. If the SWAIT bit in the MOR is set, the STOP
instruction will behave like a WAIT instruction (with the exception of a brief delay at startup) and place the
MCU in halt mode.
3.4.1.1 Stop Mode
Execution of the STOP instruction when the SWAIT bit in the MOR is clear places the MCU in its lowest
power consumption mode. In stop mode, the internal oscillator is turned off, halting all internal processing,
including the COP watchdog timer. Execution of the STOP instruction automatically clears the I bit in the
condition code register so that the IRQ external interrupt is enabled. All other registers and memory
remain unaltered. All input/output lines remain unchanged.
The MCU can be brought out of stop mode only by an IRQ external interrupt or an externally generated
RESET. When exiting stop mode, the internal oscillator will resume after a 4064 internal clock cycle
oscillator stabilization delay.
NOTE
Execution of the STOP instruction when the SWAIT bit in the MOR is clear
will cause the oscillator to stop, and, therefore, disable the COP watchdog
timer. To avoid turning off the COP watchdog timer, stop mode should be
changed to halt mode by setting the SWAIT bit in the MOR. See 3.5 COP
Watchdog Timer Considerations for additional information.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
RESET
IRQ/VPP
PA7
PA6
PA5
PA4
PA3
PA2
PA1
PA0
SDO/PB5
SDI/PB6
SCK/PB7
VSS
VDD
OSC1
OSC2
PD7/TCAP
TCMP
PD5
PC0
PC1
PC2
PC3/AD3
PC4/AD2
PC5/AD1
PC6/AD0
PC7/VREFH
相關(guān)PDF資料
PDF描述
MC68HC705P6AMDW 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC705P6AMDWER2 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC705P6ASD 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER
MC68HC705P6AMDWR2 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC705P6ASD 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC705P6AMDW 功能描述:IC MCU 4.6K OTP 2.1MHZ 28-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:40KB(20K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
MC68HC705P6AMP 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HC705P6CDW 制造商:Motorola Inc 功能描述:
MC68HC705P6CP 制造商:Freescale Semiconductor 功能描述: 制造商:Motorola Inc 功能描述:
MC68HC705P6ECDW 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: