- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45237 > MC68HC705P6ADW (FREESCALE SEMICONDUCTOR INC) 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | MC68HC705P6ADW |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 65/98頁 |
| 文件大小： | 532K |
| 代理商： | MC68HC705P6ADW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
Central Processor Unit (CPU) Core
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
68
Freescale Semiconductor
12.2.2 Index Register
The index register shown in Figure 12-1 is an 8-bit register that can perform two functions:
Indexed addressing
Temporary storage
In indexed addressing with no offset, the index register contains the low byte of the operand address, and
the high byte is assumed to be $00. In indexed addressing with an 8-bit offset, the CPU finds the operand
address by adding the index register contents to an 8-bit immediate value. In indexed addressing with a
16-bit offset, the CPU finds the operand address by adding the index register contents to a 16-bit
immediate value.
The index register can also serve as an auxiliary accumulator for temporary storage. The index register
is unaffected by a reset of the device.
12.2.3 Stack Pointer
The stack pointer shown in Figure 12-1 is a 16-bit register internally. In devices with memory maps less
than 64 Kbytes, the unimplemented upper address lines are ignored. The stack pointer contains the
address of the next free location on the stack. During a reset or the reset stack pointer (RSP) instruction,
the stack pointer is set to $00FF. The stack pointer is then decremented as data is pushed onto the stack
and incremented as data is pulled from the stack.
When accessing memory, the 10 most significant bits are permanently set to 0000000011. The six least
significant register bits are appended to these 10 fixed bits to produce an address within the range of
$00FF to $00C0. Subroutines and interrupts may use up to 64 ($40) locations. If 64 locations are
exceeded, the stack pointer wraps around and writes over the previously stored information. A subroutine
call occupies two locations on the stack and an interrupt uses five locations.
12.2.4 Program Counter
The program counter shown in Figure 12-1 is a 16-bit register internally. In devices with memory maps
less than 64 Kbytes, the unimplemented upper address lines are ignored. The program counter contains
the address of the next instruction or operand to be fetched.
Normally, the address in the program counter increments to the next sequential memory location every
time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program
counter with an address other than that of the next sequential location.
12.2.5 Condition Code Register
The CCR shown in Figure 12-1 is a 5-bit register in which four bits are used to indicate the results of the
instruction just executed. The fifth bit is the interrupt mask. These bits can be individually tested by a
program, and specific actions can be taken as a result of their state. The condition code register should
be thought of as having three additional upper bits that are always ones. Only the interrupt mask is
affected by a reset of the device. The following paragraphs explain the functions of the lower five bits of
the condition code register.
H — Half Carry Bit
When the half-carry bit is set, it means that a carry occurred between bits 3 and 4 of the accumulator
during the last ADD or ADC (add with carry) operation. The half-carry bit is required for binary-coded
decimal (BCD) arithmetic operations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705P6AMDW | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705P6AMDWER2 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705P6ASD | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER |
| MC68HC705P6AMDWR2 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705P6ASD | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC705P6AMDW | 功能描述:IC MCU 4.6K OTP 2.1MHZ 28-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| MC68HC705P6AMP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HC705P6CDW | 制造商:Motorola Inc 功能描述: |
| MC68HC705P6CP | 制造商:Freescale Semiconductor 功能描述: 制造商:Motorola Inc 功能描述: |
| MC68HC705P6ECDW | 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。