參數(shù)資料
型號： MC68L11F1CFN3
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, EEPROM, MICROCONTROLLER, PQCC68
封裝： PLASTIC, LCC-68
文件頁數(shù)： 144/174頁
文件大?。?/td> 981K
代理商： MC68L11F1CFN3
MC68HC11F1
RESETS AND INTERRUPTS
MOTOROLA
TECHNICAL DATA
5-9
For some interrupt sources, such as the SCI interrupts, the flags are automatically
cleared during the normal course of responding to the interrupt requests. For example,
the RDRF flag in the SCI system is cleared by the automatic clearing mechanism con-
sisting of a read of the SCI status register while RDRF is set, followed by a read of the
SCI data register. The normal response to an RDRF interrupt request would be to read
the SCI status register to check for receive errors, then to read the received data from
the SCI data register. These two steps satisfy the automatic clearing mechanism with-
out requiring any special instructions.
5.4.1 Interrupt Recognition and Register Stacking
An interrupt can be recognized at any time after it is enabled by its local mask, if any,
and by the global mask bit in the CCR. Once an interrupt source is recognized, the
CPU responds at the completion of the instruction being executed. Interrupt latency
varies according to the number of cycles required to complete the current instruction.
When the CPU begins to service an interrupt, the contents of the CPU registers are
pushed onto the stack in the order shown in Table 5-5. After the CCR value is stacked,
the I bit and the X bit (if XIRQ is pending) are set to inhibit further interrupts. The inter-
rupt vector for the highest priority pending source is fetched, and execution continues
Table 5-4 Interrupt and Reset Vector Assignments
Vector Address
Interrupt Source
CCR
Mask Bit
Local Mask
FFC0, C1 – FFD4, D5
Reserved
—
FFD6, D7
SCI Serial System
I
SCI Receive Data Register Full
RIE
SCI Receiver Overrun
RIE
SCI Transmit Data Register Empty
TIE
SCI Transmit Complete
TCIE
SCI Idle Line Detect
ILIE
FFD8, D9
SPI Serial Transfer Complete
I
SPIE
FFDA, DB
Pulse Accumulator Input Edge
I
PAII
FFDC, DD
Pulse Accumulator Overflow
I
PAOVI
FFDE, DF
Timer Overflow
I
TOI
FFE0, E1
Timer Input Capture 4/Output Compare 5
I
I4/O5I
FFE2, E3
Timer Output Compare 4
I
OC4I
FFE4, E5
Timer Output Compare 3
I
OC3I
FFE6, E7
Timer Output Compare 2
I
OC2I
FFE8, E9
Timer Output Compare 1
I
OC1I
FFEA, EB
Timer Input Capture 3
I
IC3I
FFEC, ED
Timer Input Capture 2
I
IC2I
FFEE, EF
Timer Input Capture 1
I
IC1I
FFF0, F1
Real-Time Interrupt
I
RTII
FFF2, F3
IRQ
I
None
FFF4, F5
XIRQ Pin
X
None
FFF6, F7
Software Interrupt
None
FFF8, F9
Illegal Opcode Trap
None
FFFA, FB
COP Failure
None
NOCOP
FFFC, FD
Clock Monitor Fail
None
CME
FFFE, FF
RESET
None
相關(guān)PDF資料
PDF描述
MC68HC11F1CFN3R2 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC68
MC68HC11F1CFN3R2 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC68
MC68SZ328VH66V 66 MHz, RISC PROCESSOR, PBGA196
MC74F2970N DRAM CONTROLLER, PDIP24
MC908GP32CFBR2 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68L11F1CFNE3 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512BYTES RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68L11K1FN2R2 制造商:Motorola Inc 功能描述:
MC68L11K1FUE2 功能描述:8位微控制器 -MCU 8B MCU L-VOLTAGE-EPP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68L711E9FN2 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68L711E9FNE2 功能描述:8位微控制器 -MCU 8B MCU LO VOLTAGE RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*