參數(shù)資料
型號: MC68MH360AI25L
廠商: Freescale Semiconductor
文件頁數(shù): 48/158頁
文件大?。?/td> 0K
描述: IC MPU QUICC 25MHZ 240-FQFP
標(biāo)準(zhǔn)包裝: 24
系列: M683xx
處理器類型: M683xx 32-位
速度: 25MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 240-BFQFP
供應(yīng)商設(shè)備封裝: 240-FQFP(32x32)
包裝: 托盤
Appendix C. Connecting ISDN Multiple S/T or U Interfaces to QUICC32
However, this conguration works only if the single master S/T or U interface is guaranteed
to be active, constantly generating synchronized DCL and FSC signals for the network.
Since the designated master transceiver cannot be guaranteed active, all transceivers must
be congured in slave mode, and the problem of synchronization remains.
DCL and FSC must be generated from within the network and cannot be derived from an
independent source (e.g., crystal or oscillator). However, the S/T and U interfaces, even in
slave mode, provide a way to generate these signals as explained in the following sections.
C.3.1 MC145574 S/T Interface
To facilitate the generation of timing signals required by the slave IDL interface, TCLK is
provided in the S/T interface. The TCLK signal will output a clock synchronized to the
received data transmitted by the NT. That clock is output only when the S/T interface is
active and when the DCL and FSC signals are present (both conditions are required
simultaneously). This TCLK signal can be used to provide network timing. Its frequency is
selectable via the SCP.
The TCLK signal of the MC145574 is enabled by setting OR7[5]. BR13[5] and BR7[2]
determine the TCLK frequency as shown in Table C-1.
A TCLK signal congured as a 2.048-MHz clock can be used as the DCL for the IDL bus.
Dividing the TCLK signal by 256 provides the 8-KHz frame sync FSC. Since the FSC must
have a pulse between one DCL and eight DCLs in width, additional logic may be needed
after the divider to generate a signal with a correct duty cycle.
Figure C-4 and Figure C-5 show a schematic and a timing diagram, respectively, for a logic
design used to generate a 8-KHz FSC with a 1-DCL width pulse from a 2.048-MHz clock
(TCLK).
Table C-1. TCLK Frequencies Selected by BR13[5] and BR7[2]
BR13[5]
BR7[2]
TCLK
0
2.56 MHz
0
1
2.048 MHz
1
0
1.536 MHz
1
512 KHz
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68360AI25VL IC MPU QUICC 25MHZ 240-FQFP
MPC603RRX266LC IC MPU 32BIT 266MHZ 255-CBGA
MPC862PCZQ66B IC MPU PWRQUICC 66MHZ 357-PBGA
MPC862PCVR66B IC MPU POWERQUICC 66MHZ 357PBGA
IDT71T75802S166BG8 IC SRAM 18MBIT 166MHZ 119BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360AI25VL 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360AI33L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360CAI25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360CVR25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360CZP25L 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤