參數(shù)資料
型號(hào): MC68MH360ZP25VL
廠商: Freescale Semiconductor
文件頁數(shù): 132/158頁
文件大?。?/td> 0K
描述: IC MPU QUICC ETHER 25MHZ 357PBGA
標(biāo)準(zhǔn)包裝: 44
系列: M683xx
處理器類型: M683xx 32-位
速度: 25MHz
電壓: 3.3V
安裝類型: 表面貼裝
封裝/外殼: 357-BGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 托盤
Chapter 5. Buffer Descriptors
5.2 Transmit Buffer Descriptor
Figure 5-3 shows the transmit buffer descriptor.
Notes: Entries in boldface must be initialized by the user.
For the 68360, the bit numbering is reversed. See Appendix A for more information.
Figure 5-3. Transmit Buffer Descriptor (TxBD)
Table 5-2 describes the individual elds of a transmit buffer descriptor. Boldfaced entries
must be initialized by the user.
0123456789
10
11
12
13
14
15
OFFSET + 0
R
WI
L
TC
CM
UB
———
PAD
OFFSET + 2
DATA LENGTH
OFFSET + 4
Tx DATA BUFFER POINTER
OFFSET + 6
Table 5-2. Transmit Buffer Descriptor (TxBD) Field Descriptions
Field
Name
Description
0
R
Ready
0 The data buffer associated with this buffer descriptor is not ready for transmission. The user
can manipulate this buffer descriptor or its associated data buffer. The CPM clears this bit
after the buffer has been transmitted or after an error condition is encountered.
1 The data buffer, which has been prepared for transmission by the user, has not been
transmitted or is being transmitted. If R = 1, the user cannot write to elds of this buffer
descriptor.
1—
2
W
Wrap (nal buffer descriptor in table)
0 This is not the last buffer descriptor in the TxBD table.
1 This is the last descriptor in the Tx buffer descriptor table. After this buffer is used, the CPM
transmits data from the rst buffer descriptor in the table (the buffer descriptor pointed to by
TBASE). The number of TxBDs in this table is programmable and is determined only by the
wrap bit and the overall space constraints of the dual-ported RAM.
3
I
Interrupt
0 No interrupt is generated after this buffer has been serviced.
1 TXB in the circular interrupt table entry is set when the controller services this buffer. This bit
can cause an interrupt (if enabled).
4
L
Last
0 This is not the last buffer in the frame.
1 This is the last buffer in the current frame.
5
TC
Tx CRC (HDLC mode only). This bit is valid only when L = 1; otherwise, it is ignored.
0 Transmit the closing ag after the last data byte. This setting can be used for testing purposes
to send an erroneous CRC after the data.
1 Transmit the CRC sequence after the last data byte.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MPC857DSLVR66B IC MPU POWERQUICC 66MHZ 357-PBGA
MC68LC302PU20VCT IC MPU NETWORK 20MHZ 100-LQFP
IDT70V27S15BF IC SRAM 512KBIT 15NS 144FBGA
MC68LC302PU16VCT IC MPU NETWORK 16MHZ 100-LQFP
MC68LC302CPU20CT IC MPU NETWORK 20MHZ 100-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
MC68MH360ZP33LR2 功能描述:IC MPU QUICC 33MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68MH360ZQ25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360ZQ25LR2 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324