參數(shù)資料
型號(hào): MC68MH360ZP25VL
廠商: Freescale Semiconductor
文件頁數(shù): 43/158頁
文件大?。?/td> 0K
描述: IC MPU QUICC ETHER 25MHZ 357PBGA
標(biāo)準(zhǔn)包裝: 44
系列: M683xx
處理器類型: M683xx 32-位
速度: 25MHz
電壓: 3.3V
安裝類型: 表面貼裝
封裝/外殼: 357-BGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 托盤
Appendix C. Connecting ISDN Multiple S/T or U Interfaces to QUICC32
Appendix C
Connecting ISDN Multiple
S/T or U Interfaces to QUICC32
C0
Using IDL or GCI protocols, the MC145574 (S/T interface) and the MC145572
(U interface) can be gluelessly interfaced to members of the MC68302 family for low-cost,
active-ISDN basic rate terminal applications.
For applications needing to support more than one basic rate interface (BRI), such as LAN/
WAN bridges, PBX, line cards or multiple-line terminal adaptors, a system solution using
multiple MC145574s or MC145572s can be built around a QUICC32 (MC68MH360).
The QUICC32 and the QMC (QUICC’s multichannel controller) protocol are useful for
such ISDN applications requiring several logical channels on one physical medium.
This appendix shows how multiple MC145574s or MC145572s can be connected to a
QUICC32, describing the level-1 connections and explaining the data ow through the
devices.
No software issues are addressed in this appendix.
C.1 The QMC Protocol
Based upon the IDL bus, the QMC protocol implemented on the QUICC32 generates a
TDM (time-division multiplexing) bus with programmable time slots for each ISDN
interface. With 32 time slots, each carrying 8 consecutive bits forming 64-Kbps channels,
a 2-Mbps TDM line (roughly equivalent to a CEPT/E1 link) can be created.
Time slot zero (TS0) is dedicated to the rst B1 channel, with TS1 assigned to the rst B2
channel and TS2 to the rst D channel. Even though only 2 bits are used for signaling, the
D channel has 8 bits reserved on the TDM link since the QMC microcode must process data
on 8-bit boundaries for correct delineation of channels. The unused 6 bits are masked in the
QMC time slot assignment table.
Since the TDM line allows a maximum of 32 channels, the above process of routing
channels to time slots (that is, the second B1 channel routed to TS3 and so on) can be
repeated for up to 10 BRIs.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MPC857DSLVR66B IC MPU POWERQUICC 66MHZ 357-PBGA
MC68LC302PU20VCT IC MPU NETWORK 20MHZ 100-LQFP
IDT70V27S15BF IC SRAM 512KBIT 15NS 144FBGA
MC68LC302PU16VCT IC MPU NETWORK 16MHZ 100-LQFP
MC68LC302CPU20CT IC MPU NETWORK 20MHZ 100-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
MC68MH360ZP33LR2 功能描述:IC MPU QUICC 33MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68MH360ZQ25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360ZQ25LR2 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324