參數(shù)資料
型號(hào): MC7448VU667NC
廠商: Freescale Semiconductor
文件頁數(shù): 30/60頁
文件大?。?/td> 0K
描述: IC MPU RISC 32BIT 360-FCCBGA
標(biāo)準(zhǔn)包裝: 44
系列: MPC74xx
處理器類型: 32-位 MPC74xx PowerPC
速度: 667MHz
電壓: 1V
安裝類型: 表面貼裝
封裝/外殼: 360-CBGA,F(xiàn)CCBGA
供應(yīng)商設(shè)備封裝: 360-FCCBGA(25x25)
包裝: 托盤
MPC7448 RISC Microprocessor Hardware Specifications, Rev. 4
36
Freescale Semiconductor
System Design Information
100110
11x
1x
733
825
913
1100
1467
000000
11.5x
1x
766
863
955
1150
1533
101110
12x
1x
600
800
900
996
1200
1600
111110
12.5x
1x
625
833
938
1038
1250
1667
010110
13x
1x
650
865
975
1079
1300
111000
13.5x
1x
675
900
1013
1121
1350
110010
14x
1x
700
933
1050
1162
1400
000110
15x
1x
750
1000
1125
1245
1500
110110
16x
1x
800
1066
1200
1328
1600
000010
17x
1x
850
1132
1275
1417
1700
001010
18x
1x
600
900
1200
1350
1500
001110
20x
1x
667
1000
1332
1500
1666
010010
21x
1x
700
1050
1399
1575
011010
24x
1x
800
1200
1600
111010
28x
1x
933
1400
001100
PLL bypass
PLL off, SYSCLK clocks core circuitry directly
111100
PLL off
PLL off, no core clocking occurs
Notes:
1. PLL_CFG[0:5] settings not listed are reserved.
2. The sample bus-to-core frequencies shown are for reference only. Some PLL configurations may select bus, core, or VCO
frequencies which are not useful, not supported, or not tested for by the MPC7448; see Section 5.2.1, “Clock AC
Specifications,” for valid SYSCLK, core, and VCO frequencies.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly and the PLL is disabled. However, the
bus interface unit requires a 2x clock to function. Therefore, an additional signal, EXT_QUAL, must be driven at half the
frequency of SYSCLK and offset in phase to meet the required input setup tIVKH and hold time tIXKH (see Table 9). The result
will be that the processor bus frequency will be one-half SYSCLK, while the internal processor is clocked at SYSCLK
frequency. This mode is intended for factory use and emulator tool use only.
Note: The AC timing specifications given in this document do not apply in PLL-bypass mode.
4. In PLL-off mode, no clocking occurs inside the MPC7448 regardless of the SYSCLK input.
5. Applicable when DFS modes are disabled. These multipliers change when operating in a DFS mode. See Section 9.7.5,
6. Bus-to-core multipliers less than 5x require that assertion of AACK be delayed by one or two bus cycles to allow the
processor to generate a response to a snooped transaction. See the MPC7450 RISC Microprocessor Reference Manual for
more information.
Table 12. MPC7448 Microprocessor PLL Configuration Example (continued)
PLL_CFG[0:5]
Example Core and VCO Frequency in MHz
Bus-to-Core
Multiplier 5
Core-to-VCO
Multiplier 5
Bus (SYSCLK) Frequency
33.3
MHz
50
MHz
66.6
MHz
75
MHz
83
MHz
100
MHz
133
MHz
167
MHz
200
MHz
相關(guān)PDF資料
PDF描述
MC7448VU600NC IC MPU RISC 32BIT 360-FCCBGA
MC7448VU1700LC IC MPU RISC 32BIT 360-FCCBGA
FMM36DREI CONN EDGECARD 72POS .156 EYELET
HSC60DTEF CONN EDGECARD 120POS .100 EYELET
FMM36DRES CONN EDGECARD 72POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC7448VU667ND 功能描述:微處理器 - MPU APL8 RV2.2.1 1.0V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC7448VU800N 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC7448 Hardware Specifications
MC7448VU800ND 制造商:Freescale Semiconductor 功能描述:MPU MPC74XX RISC 64BIT 90NM 800MHZ 360FCCBGA - Tape and Reel
MC7448VU867N 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC7448 Hardware Specifications
MC7448VU867NC 功能描述:IC MPU RISC 32BIT 360-FCCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC74xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤