- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10949 > MCIMX27LMOP4AR2 (Freescale Semiconductor)IC MPU I.MX27 IN 19X19 473MAPBGA PDF資料下載
參數(shù)資料
| 型號： | MCIMX27LMOP4AR2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 64/152頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU I.MX27 IN 19X19 473MAPBGA |
| 標準包裝： | 750 |
| 系列： | i.MX27 |
| 核心處理器： | ARM9 |
| 芯體尺寸： | 32-位 |
| 速度： | 400MHz |
| 連通性： | 1 線，CAN，EBI/EMI，以太網，I²C，MMC，智能卡，SPI，SSI，UART/USART，USB OTG |
| 外圍設備： | DMA，LCD，POR，PWM，WDT |
| 程序存儲器類型： | ROMless |
| RAM 容量： | 45K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.38 V ~ 1.52 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 473-LFBGA |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁
i.MX27 and i.MX27L Data Sheet, Rev. 1.8
Freescale Semiconductor
19
Functional Description and Application Information
schemes supported are fixed, programmable fixed, programmable default input port parking, and a round
robin arbitration scheme.
The Crossbar Switch also monitors the ccm_br input (clock control module bus request), which requests
a bus grant from all four slave ports. The priority of ccm_br is programmable and defaults to the highest
priority. Upon receiving bus grants for all four output ports, the ccm_bg output will assert. At this point,
the clock control and reset module (CRM) can turn off hclk and be assured there are no outstanding AHB
transactions in progress. Once the CRM is granted a port, no other master will receive a grant on that port
until the CRM bus request (ccm_br) negates.
2.3.23
Memory Stick Host Controller (MSHC)
The Memory Stick Host Controller (MSHC) is located between the AIPI and the Sony Memory Stick and
provides support for data transfers between the i.MX27 processor and the Memory Stick (MS). The MSHC
consists of two sub-modules; the MSHC gasket and the Sony Memory Stick Host Controller (SMSC). The
SMSC module, which is the actual memory stick host controller, is compatible with Sony Memory Stick
Ver 1.x and Memory Stick PRO. The gasket connects the AIPI IP bus to the SMSC interface to allow
communication and data transfers via the IP Bus.
NOTE
The i.MX27L does not include the MSHC feature.
The MSHC gasket uses a reduced IP Bus interface that supports the IP bus read/write transfers that include
a back-to-back read or write. DMA transfers also take place via the IP Bus interface.
A transfer can be initiated by the DMA or the host (through the AIPI) response to an MSHC DMA request
or interrupt. The SMSC has two DMA address modes—a single address mode and a dual address mode.
The MSHC is set to dual-address mode for transfers with the DMA. In dual-address mode, when the
MSHC requests a transfer with the DMA request (XDRQ), the DMA will initiate a transfer to the MSHC.
NOTE
Details regarding the operation of the MSHC module can be found
separately in Memory Stick/Memory Stick PRO Host Controller IP
Specification 1.3.
2.3.24
NAND Flash Controller (NFC)
NAND Flash Controller (NFC) interfaces standard NAND Flash devices to the i.MX27/MX27L
processors and hides the complexities of accessing the NAND Flash. It provides a glueless interface to
both 8-bit and 16-bit NAND Flash parts with page sizes of 512 Bytes or 2 Kbytes. Its addressing scheme
enables it to access flash devices of almost limitless capacity. The 2-Kbyte RAM buffer of the NAND
Flash is used as the boot RAM during a cold reset (if the i.MX27/MX27L device is configured for a boot
to be carried out from the NAND Flash device). After the boot procedure completes, the RAM is available
as buffer RAM. In addition, the NAND Flash controller provides an X16-bit and X32-bit interface to the
AHB bus on the chip side, and an X8/X16 interface to the NAND Flash device on the external side.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B7H-IX-B1 | CONVERTER MOD DC/DC 52V 75W |
| S912XEQ512J3MAG | MCU 16BIT 512K FLASH 144LQFP |
| MC9S12XEQ512MAG | MCU 16BIT 512K FLASH 144-LQFP |
| VI-B74-IW-B1 | CONVERTER MOD DC/DC 48V 100W |
| ADAU1781BCPZ | IC SIGMADSP CODEC LN 32LFCSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCIMX27LOVP4A | 制造商:Freescale Semiconductor 功能描述: |
| MCIMX27LPDK | 功能描述:開發(fā)板和工具包 - ARM MCIMX27 PDK For LINUX RoHS:否 制造商:Arduino 產品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
| MCIMX27LV0P4A | 制造商:Freescale Semiconductor 功能描述: |
| MCIMX27LVJP4A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processor |
| MCIMX27LVOP4A | 功能描述:處理器 - 專門應用 LOW END I.MX27 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據緩存: 數(shù)據 RAM 大小:128 KB 數(shù)據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
發(fā)布緊急采購，3分鐘左右您將得到回復。