參數資料
型號: MCIMX27LMOP4AR2
廠商: Freescale Semiconductor
文件頁數: 73/152頁
文件大?。?/td> 0K
描述: IC MPU I.MX27 IN 19X19 473MAPBGA
標準包裝: 750
系列: i.MX27
核心處理器: ARM9
芯體尺寸: 32-位
速度: 400MHz
連通性: 1 線,CAN,EBI/EMI,以太網,I²C,MMC,智能卡,SPI,SSI,UART/USART,USB OTG
外圍設備: DMA,LCD,POR,PWM,WDT
程序存儲器類型: ROMless
RAM 容量: 45K x 8
電壓 - 電源 (Vcc/Vdd): 1.38 V ~ 1.52 V
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 473-LFBGA
包裝: 帶卷 (TR)
i.MX27 and i.MX27L Data Sheet, Rev. 1.8
Freescale Semiconductor
27
Signal Descriptions
MA10
Address bus signals for SDRAM/MDDR
A [25:14]
Address bus signals, shared with WEIM and PCMCIA
SDBA[1:0]
SDRAM/MDDR bank address signals
SD[31:0]
Data bus signals for SDRAM, MDDR
SDQS[3:0]
MDDR data sample strobe signals
DQM0–DQM3
SDRAM data mask strobe signals
EB0
Active low external enable byte signal that controls D [15:8], shared with PCMCIA PC_REG.
EB1
Active low external enable byte signal that controls D [7:0], shared with PCMCIA PC_IORD.
OE
Memory Output Enable—Active low output enables external data bus, shared with PCMCIA
PC_IOWR.
CS [5:0]
Chip Select—The chip select signals CS [3:2] are multiplexed with CSD [1:0] and are selected
by the Function Multiplexing Control Register (FMCR) in the System Control chapter. By default
CSD [1:0] is selected. DTACK is multiplexed with CS4.
CS[5:4] are multiplexed with ETMTRACECLK and ETMTRACESYNC; PF22, 21.
ECB
Active low input signal sent by flash device to the EIM whenever the flash device must terminate
an on-going burst sequence and initiate a new (long first access) burst sequence.
LBA
Active low signal sent by flash device causing external burst device to latch the starting burst
address.
BCLK
Clock signal sent to external synchronous memories (such as burst flash) during burst mode.
RW
RW signal—Indicates whether external access is a read (high) or write (low) cycle. This signal
is also shared with the PCMCIA PC_WE.
RAS
SDRAM/MDDR Row Address Select signal
CAS
SDRAM/MDDR Column Address Select signal
SDWE
SDRAM Write Enable signal
SDCKE0
SDRAM Clock Enable 0
SDCKE1
SDRAM Clock Enable 1
SDCLK
SDRAM Clock
SDCLK_B
SDRAM Clock_B
NFWE_B
NFC Write enable signal, multiplexed with ETMPIPESTAT2; PF6
NFRE_B
NFC Read enable signal, multiplexed with ETMPIPESTAT1; PF5
NFALE
NFC Address latch signal, multiplexed with ETMPIPESTAT0; PF4
NFCLE
NFC Command latch signal, multiplexed with ETMTRACEPKT0; PF1
NFWP_B
NFC Write Permit signal, multiplexed with ETMTRACEPKT1; PF2
NFCE_B
NFC Chip enable signal, multiplexed with ETMTRACEPKT2; PF3
NFRB
NFC read Busy signal, multiplexed with ETMTRACEPKT3; PF0
Table 3. i.MX27/MX27L Signal Descriptions (continued)
Pad Name
Function/Notes
相關PDF資料
PDF描述
VI-B7H-IX-B1 CONVERTER MOD DC/DC 52V 75W
S912XEQ512J3MAG MCU 16BIT 512K FLASH 144LQFP
MC9S12XEQ512MAG MCU 16BIT 512K FLASH 144-LQFP
VI-B74-IW-B1 CONVERTER MOD DC/DC 48V 100W
ADAU1781BCPZ IC SIGMADSP CODEC LN 32LFCSP
相關代理商/技術參數
參數描述
MCIMX27LOVP4A 制造商:Freescale Semiconductor 功能描述:
MCIMX27LPDK 功能描述:開發(fā)板和工具包 - ARM MCIMX27 PDK For LINUX RoHS:否 制造商:Arduino 產品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
MCIMX27LV0P4A 制造商:Freescale Semiconductor 功能描述:
MCIMX27LVJP4A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processor
MCIMX27LVOP4A 功能描述:處理器 - 專門應用 LOW END I.MX27 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數據緩存: 數據 RAM 大小:128 KB 數據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432