參數(shù)資料
型號： MCIMX27VOP4
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 400 MHz, MICROPROCESSOR, PBGA404
封裝： 17 X 17 MM, 0.65 MM PITCH, LEAD FEE, MAPBGA-404
文件頁數(shù)： 70/118頁
文件大?。?/td> 1159K
代理商： MCIMX27VOP4
Signal Descriptions
i.MX27 Data Sheet, Advance Information, Rev. 0.1
Freescale Semiconductor
Preliminary—Subject to Change Without Notice
55
3.5.7
Direct Memory Access Controller (DMAC)
After assertion of External DMA Request the DMA burst will start when the corresponding DMA channel
becomes the current highest priority channel. The External DMA Request should be kept asserted until it
is serviced by the DMAC. One External request will initiate at least one DMA burst.
The output External Grant signal from the DMAC is an active-low signal. This signal will be asserted
during the time when a DMA burst is ongoing for an External DMA Request, when the following
conditions are true:
The DMA channel for which the DMA burst is ongoing has requested source as external DMA
Request (as per RSSR settings).
REN and CEN bit of this channel are set.
External DMA Request is asserted.
Once the grant is asserted the External DMA Request will not be sampled until completion of the DMA
burst. The priority of the external request will become low, for the next consecutive burst, if another DMA
request signal is asserted.
The waveforms are shown for the worst case—that is, smallest burst (1 byte read/write). Minimum and
maximum timings for the External request and External grant signal are present in the data sheet.
Figure 15 shows the minimum time for which the External Grant signal remains asserted if External DMA
request is de-asserted immediately after sensing grant signal active.
Table 22. CSPI Interface Timing Parameters
Num
Characteristic
3.3 V
Unit
1
CSPI1_RDY to SSn output low
—
ns
2
SSn output low to first SCLK edge
2T
—
ns
3
Last SCLK edge to SSn output high
2T
—
ns
4
SSn output high to CSPI1_RDY low
0
—
ns
5
SSn output width
2T + WAIT
—
ns
6
SSn input low to first SCLK edge
——
ns
7
SSn input pulse width
0
—
ns
8
pause between data word
0
—
ns
Note: T = CSPI clock period
Note: WAIT = Number of bit clocks or 32.768 kHz clocks as per the Sample Period Control Register value.
相關(guān)PDF資料
PDF描述
MCIMX31DVKN5D 32-BIT, 532 MHz, MICROPROCESSOR, PBGA457
MCIMX31DVMN5D 32-BIT, 532 MHz, MICROPROCESSOR, PBGA473
MCIMX31LDVKN5D 32-BIT, 532 MHz, MICROPROCESSOR, PBGA457
MCIMX31LCJKN5D 32-BIT, 532 MHz, MICROPROCESSOR, PBGA457
MCIMX512DVK8C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA625
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCIMX27VOP4A 功能描述:處理器 - 專門應(yīng)用 I.MX27 REV 2.1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX27VOP4AR2 功能描述:處理器 - 專門應(yīng)用 I.MX27 REV 2.1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX27VOP4R2 制造商:Freescale Semiconductor 功能描述:MULTIMEDIA PROCESSOR 404-PIN MA-BGA T/R - Tape and Reel
MCIMX27WPDK 功能描述:開發(fā)板和工具包 - ARM MCIMX27 PDK For WINCE RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
MCIMX280CVM4B 功能描述:處理器 - 專門應(yīng)用 Catskills Rev1.2 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*