- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3771 > MCP25050-E/SL (Microchip Technology)IC I/O EXPANDER CAN 8B 14SOIC PDF資料下載
參數(shù)資料
| 型號： | MCP25050-E/SL |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 31/66頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC I/O EXPANDER CAN 8B 14SOIC |
| 標(biāo)準(zhǔn)包裝： | 57 |
| 接口： | CAN |
| 輸入/輸出數(shù)： | 8 |
| 中斷輸出： | 無 |
| 頻率 - 時鐘： | 25MHz |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-SOIC |
| 包裝： | 管件 |
| 包括： | ADC，存儲器，PWM |
| 其它名稱： | MCP25050E/SL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
2007 Microchip Technology Inc.
DS21664D-page 37
MCP2502X/5X
6.0
PWM MODULE
6.1
Description
There are two Pulse Width Modulation (PWM) modules
(PWM1 and PWM2) that generate up to a 10-bit
resolution output signal on GP2 and GP3, respectively.
Each of these outputs can be separately enabled, with
each having its own associated timer, duty cycle and
period registers for controlling the PWM output shape.
Each PWM module contains a set of master/slave duty
cycle registers, providing up to a 10-bit resolution PWM
output. Figure 6-1 shows a simplified block diagram of
the PWM module. A PWM output has a time base
(period) and a time that the output stays high (duty
cycle), as shown in Figure 6-2. The frequency of the
PWM is the inverse of the period (1/period).
At power-on, the PWM outputs are not enabled until
after
the
self-configuration
sequence
has
been
completed (i.e., all SRAM registers have been loaded
with their default values) to prevent invalid signals from
occurring on the PWM outputs.
FIGURE 6-1:
SIMPLIFIED BLOCK
DIAGRAM
The PWM outputs can be forced to their default POR
conditions if CAN bus communication is lost and is
enabled via OPTREG2.PDEFEN. The system designer
must implement a hand-shaking protocol, such that the
MCP2505X will receive a valid message into one of the
receive buffers before four successive scheduled
transmissions occur. If a valid message is not received,
the PWM outputs GP2 and GP3 will automatically
reconfigure to their default conditions. This includes the
PWM module itself being disabled and the GPIO being
forced low, high or tri-state.
FIGURE 6-2:
PWM OUTPUT
6.2
PWM Timer Modules
There are two 8-bit timers supporting the two PWM
outputs. Both timers have a prescaler only. The timers
are readable and writable and are cleared on any
device reset or when the timer is turned off.
The input clock (FOSC/4) has a prescale option of 1:1,
1:4 or 1:16, selected by control bits TnCKPS[1:0] in
register TnCON<5:4> (where n corresponds to the
appropriate timer).
Each timer module has an 8-bit period register, PRn.
PRn is a readable and writable register. The timer
module increments from 00h until it matches PRn and
then resets to 00h on the next increment cycle. The
PRn register is set when the device is reset.
Each timer can be shut off by clearing control bit
TMRnON (TnCON<7>).
6.2.1
TIMER MODULE PRESCALER
The prescaler counters are cleared when a write to the
TnCON or TMRn register or any device reset (RST
reset or Power-on reset) occurs.
6.3
PWM Modules
Each PWM module contains a set of master/slave duty
cycle registers, providing up to a 10-bit resolution PWM
output. Figure 6-2 shows a simplified block diagram of
the PWM module.
6.3.1
PWM PERIOD
The PWM period is specified by writing to the PRn
register. The PWM period can be calculated using the
following formula:
When TMRn is equal to PRn, the following two events
occur on the next cycle:
TMRn is cleared
The PWM duty cycle is latched from PWMnDCH
into PWMnDBH
PWMnDCH
PWMnDBH
TMRn
Prn
Note
Comparator
DDR<Y>
GP<Y>
(PWMn)
Comparator
TnCON
(2 LSB)
Duty cycle
R
S
Q
1
registers
Note 1: 8-bit timer is concatenated with 2-bit internal
Q clock or 2 bits of the prescaler to create
10-bit time base
TMRn = PRn
Period
Duty Cycle
TMRn = PRn
TMRn=Duty Cycle
PWM period
PR
n
() 1
+
[]*4T
OS C
* TMRn prescale value
()
=
PWM frequency
1
PWM period
()
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP25050-E/P | IC I/O EXPANDER CAN 8B 14DIP |
| MCP25055T-I/SL | IC I/O EXPANDER CAN 8B 14SOIC |
| MCP25055-I/P | IC I/O EXPANDER CAN 8B 14DIP |
| MCP25050T-I/SL | IC I/O EXPANDER CAN 8B 14SOIC |
| MCP25020-E/P | IC I/O EXPANDER CAN 8B 14DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP25050-I | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:CAN I/O Expander Family |
| MCP25050I/P | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:CAN I/O Expander Family |
| MCP25050-I/P | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Mixed signal Expandr RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCP25050-I/P | 制造商:Microchip Technology Inc 功能描述:Communication IC |
| MCP25050I/SL | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:CAN I/O Expander Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。