參數(shù)資料
型號(hào): MH4S64CBMD-15B
廠商: Mitsubishi Electric Corporation
英文描述: 268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM
中文描述: 268435456位(4194304字,64位)SynchronousDRAM
文件頁(yè)數(shù): 52/55頁(yè)
文件大小: 586K
代理商: MH4S64CBMD-15B
MH4S64BLG -7,-8,-10
268435456-BIT (4194304 - WORD BY 64-BIT)SynchronousDRAM
MITSUBISHI LSIs
( / 55 )
52
MITSUBISHI
ELECTRIC
29.Oct.1998
Preliminary Spec.
Some contents are subject to change without notice.
MIT-DS-0227-0.5
Serial Presence Detect Table I
Byte
0
1
2
3
4
5
6
7
8
9
Function described
SPD enrty data
128
256 Bytes
SDRAM
A0-A11
A0-A7
1BANK
x64
0
LVTTL
SPD DATA(hex)
80
08
04
0C
08
01
40
00
01
Defines # bytes written into serial memory at module mfgr
Total # bytes of SPD memory device
Fundamental memory type
# Row Addresses on this assembly
# Column Addresses on this assembly
# Module Banks on this assembly
Data Width of this assembly...
... Data Width continuation
Voltage interface standard of this assembly
SDRAM Cycletime at Max. Supported CAS Latency (CL).
A0
Cycle time for CL=3
10
SDRAM Access from Clock
tAC for CL=3
6ns
8ns
60
80
11
12
13
14
15
16
17
18
DIMM Configuration type (Non-parity,Parity,ECC)
Refresh Rate/Type
SDRAM width,Primary DRAM
Error Checking SDRAM data width
Non-PARITY
self refresh(15.625uS)
x16
N/A
1
1/2/4/8/Full page
4bank
2/3
00
80
10
00
01
8F
04
06
Minimum Clock Delay,Back to Back Random Column Addresses
Burst Lengths Supported
# Banks on Each SDRAM device
CAS# Latency
19
20
21
22
23
CS# Latency
Write Latency
SDRAM Module Attributes
SDRAM Device Attributes:General
SDRAM Cycle time(2nd highest CAS latency)
Cycle time for CL=2
0
0
01
01
00
0E
A0
non-buffered,non-registered
Precharge All,Auto precharge
10ns
13ns
15ns
D0
F0
24
SDRAM Access form Clock(2nd highest CAS latency)
7ns
8ns
N/A
N/A
20ns
30ns
70
80
00
00
14
1E
tAC for CL=2
25
26
27
SDRAM Cycle time(3rd highest CAS latency)
SDRAM Access form Clock(3rd highest CAS latency)
Precharge to Active Minimum
28
Row Active to Row Active Min.
20ns
14
-7,-8
-10
10ns
-8
-8
-10
-7,-8
-7
6ns
60
-7
29
RAS to CAS Delay Min
20ns
30ns
14
1E
-7,-8
30
Active to Precharge Min
50ns
32
60ns
3C
-7,-8
-10
-7,-8,-10
-10
-10
-7,-8,-10
-10
相關(guān)PDF資料
PDF描述
MH4V6445BXJJ-5 HYPER PAGE MODE 268435456-BIT (4194304-WORD BY 64-BIT)DYNAMIC RAM
MH4V6445BXJJ-5S HYPER PAGE MODE 268435456-BIT (4194304-WORD BY 64-BIT)DYNAMIC RAM
MH4V6445BXJJ-6 HYPER PAGE MODE 268435456-BIT (4194304-WORD BY 64-BIT)DYNAMIC RAM
MH4V6445BXJJ-6S HYPER PAGE MODE 268435456-BIT (4194304-WORD BY 64-BIT)DYNAMIC RAM
MH64D72KLG-10 4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MH4S64CWZTJ-12 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM
MH4S64CWZTJ-15 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM
MH4S64CWZTJ-1539 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM
MH4S64CZTJ-12 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM
MH4S64CZTJ-15 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM