參數(shù)資料
型號(hào): MIP7365-450F17I
元件分類: 微控制器/微處理器
英文描述: 64-BIT, 450 MHz, MICROPROCESSOR, CQFP208
封裝: 1.20 X 1.20 MM, CERAMIC, QFP-208
文件頁(yè)數(shù): 12/16頁(yè)
文件大?。?/td> 285K
代理商: MIP7365-450F17I
5
SCD7365 Rev B 1/11/07
Aeroflex Plainview
Clock/Control Interface
PIN NAME
TYPE
DESCRIPTION
Master Clock
Input
System clock
Master clock input used as the system interface reference clock. All output timings are relative
to this input clock. Pipeline operation frequency is derived by multiplying this clock up by the
factor selected during boot initialization.
Power Supply
PIN NAME
TYPE
DESCRIPTION
VccInt
Input
Power supply for core.
VccIO
Input
Power supply for I/O.
VccP
Input
Vcc for PLL
Quiet VccInt for the internal phase locked loop. Must be connected to VccInt through a filter
circuit.
VccJ
Input
Power supply used for JTAG.
Vss
Input
Ground Return.
VssP
Input
Vss for PLL
Quiet Vss for the internal phase locked loop. Must be connected to Vss through a filter circuit.
Interrupt Interface
PIN NAME
TYPE
DESCRIPTION
INT[9:0]*
Input
Interrupt
Ten general processor interrupts, bit-wise ORed with bits 9:0 of the interrupt register.
NMI*
Input
Non-maskable interrupt
Non-maskable interrupt, ORed with bit 15 of the interrupt register (bit 6 in R5000
compatibility mode).
JTAG Interface
PIN NAME
TYPE
DESCRIPTION
JTDI
Input
JTAG data in
JTCK
Input
JTAG clock input
JTDO
Output
JTAG data out
JTMS
Input
JTAG command
JTRST*
Input
JTAG reset.
Notes:
1. The JTRST* input was added to the RM70xxC and RM79xx CPUs to directly control the reset to the JTAG state machine. JTAG boundary
scan test equipment must be able to drive JTRST* high to allow JTAG boundary scan operation.
2. The JTRST* input must be connected to GND (Vss) through a 220
Ω to 1 KΩ pull-down resistor to force the JTAG state machine into the
reset state to allow normal operation (JTAG boundary scan mode disabled).
3. The JTAG interface electrical characteristics are dependent on the VccJ level chosen (2.5 V or 3.3 V).
相關(guān)PDF資料
PDF描述
MIP7365-450B1M 64-BIT, 450 MHz, MICROPROCESSOR, PBGA256
MK1574-01BSITR 1574 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MK1574-01ASTR 1574 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MK1575-01GLFTR 1575 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MK2308S-2ILF 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MIP803 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Silicon MOS IC
MIP804 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Silicon MOS IC
MIP805 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Silicon MOS IC
MIPAQ 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Infi neon’s functional IGBT module family
MI-PC201-IWY-CC 制造商:Vicor Corporation 功能描述:MI-PC Series 100W Dual Output 5V 12V DC-DC