參數(shù)資料
型號(hào): MK2069-04GILF
廠(chǎng)商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 10/20頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK SYNTHESIZER 56-TSSOP
標(biāo)準(zhǔn)包裝: 34
類(lèi)型: 時(shí)鐘同步器
PLL:
輸入: LVCMOS
輸出: LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:3
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 160MHz
除法器/乘法器: 是/無(wú)
電源電壓: 3.15 V ~ 3.45 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 56-TFSOP(0.240",6.10mm 寬)
供應(yīng)商設(shè)備封裝: 56-TSSOP
包裝: 管件
產(chǎn)品目錄頁(yè)面: 1254 (CN2011-ZH PDF)
其它名稱(chēng): 800-1783
800-1783-5
800-1783-ND
MK2069-04
VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
VCXO AND SYNTHESIZER
IDT VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
18
MK2069-04
REV J 051310
Note 1: This is the recommended crystal operating range. A crystal as low as 8 MHz can be used, although this may
result in increased output phase noise.
Note 2: The VCXO crystal will be pulled to its minimum frequency when there is no input clock (CLR = 1) due to the
attempt of the PLL to lock to 0 Hz.
Note 3: The minimum practical phase detector frequency is 1 kHz. Through proper loop filter design lower input
frequencies may be possible. Input frequencies as low as 400 Hz have been tested.
Note 4: A higher input clock frequency can be used when RPV divider = 8.
Note 5: The output of RCLK is a positive pulse with a duration equal to VCLK high time, or half the VCLK period.
Note 6: Referenced to ICLK, the skews of VCLK, RCLK and TCLK increase together when leakage is present in the
external VCXO PLL loop filter.
Output Rise Time, VCLK and
RCLK
tOR
0.8 to 2.0 V, CL=15 pF
1.5
2
ns
Output Fall Time, VCLK and
RCLK
tOF
2.0 to 0.8 V, CL=15 pF
1.5
2
ns
Output Rise Time, TCLK
tOR
0.8 to 2.0 V, CL=15 pF
0.75
1
ns
Output Fall Time, TCLK
tOF
2.0 to 0.8 V, CL=15 pF
0.75
1
ns
Skew, ICLK to VCLK (Note 6)
tIV
Rising edges, CL=15 pF
-5
2.5
+10
ns
Skew, ICLK to RCLK (Note 6)
tIV
Rising edges, CL=15 pF
+5
10
+20
ns
Skew, ICLK to TCLK (Note 6)
tVT
Rising edges, CL=15 pF
-5
1.5
+10
ns
Nominal Output Impedance
ZOUT
20
Ω
Parameter
Symbol
Conditions
Min.
Typ.
Max. Units
相關(guān)PDF資料
PDF描述
X9420WS16-2.7 IC DIGITAL POT 10K 64TP 16SOIC
X9420WS16 IC DIGITAL POT 10K 64TP 16SOIC
X9418WV24I IC DCP DUAL 10K 64TP 24TSSOP
ICS843001AGI-22LF IC SYNTHESIZER LVPECL 24-TSSOP
X9418WV24-2.7 IC DCP DUAL 10K 64TP 24TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK2069-04GILFTR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MK2069-04GITR 功能描述:IC VCXO CLK TRANSLATOR 56-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
MK206N 454634/1/MK 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; For Use With:Rotary Switches; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact ;RoHS Compliant: Yes
MK206S 454634MK 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact Current Rating:5A; Contact ;RoHS Compliant: Yes
MK20-B-100W 功能描述:近程傳感器 1 Form A Cylindrical Term. RoHS:否 制造商:Vishay Semiconductors 感應(yīng)方式:Optical 感應(yīng)距離:1 mm to 200 mm 電源電壓:2.5 V to 3.6 V 安裝風(fēng)格:SMD/SMT 輸出配置:Digital 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 系列:VCNL3020