- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371134 > MPC106ARX83DG (MOTOROLA INC) PCI Bridge/Memory Controller PDF資料下載
參數(shù)資料
| 型號： | MPC106ARX83DG |
| 廠商： | MOTOROLA INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI Bridge/Memory Controller |
| 中文描述： | PCI BUS CONTROLLER, CBGA304 |
| 封裝： | 21 X 25 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-304 |
| 文件頁數(shù)： | 4/28頁 |
| 文件大?。?/td> | 158K |
| 代理商： | MPC106ARX83DG |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
4
MPC106 PCI Bridge/Memory Controller Hardware Specifications
Features
Secondary (L2) cache control
— Configurable for write-through or write-back operation
— Supports cache sizes of 256 Kbytes, 512 Kbytes, and 1 Mbyte
— Up to 4 Gbytes of cacheable space
— Direct-mapped
— Supports byte parity
— Supports partial update with external byte decode for write enables
— Programmable interface timing
— Supports pipelined burst, synchronous burst, or asynchronous SRAMs
— Alternately supports an external L2 cache controller or integrated L2 cache module
Memory interface
— 1 Gbyte of RAM space, 16 Mbytes of ROM space
— Supports parity or error checking and correction (ECC)
— High-bandwidth, 64-bit data bus (72 bits including parity or ECC)
— Supports fast page mode DRAMs, extended data out (EDO) DRAMs, and synchronous
DRAMs (SDRAMs)
— Supports 1 to 8 banks of DRAM/EDO/SDRAM with sizes ranging from 2 Mbyte to
128 Mbytes per bank
— ROM space may be split between the PCI bus and the 60x/memory bus (8 Mbytes each)
— Supports 8-bit asynchronous ROM or 64-bit burst-mode ROM
— Supports writing to Flash ROM
— Configurable external buffer control logic
— Programmable interface timing
PCI interface
— Compliant with
PCI Local Bus Specification,
— Supports PCI interlocked accesses to memory using LOCK signal and protocol
— Supports accesses to all PCI address spaces
— Selectable big- or little-endian operation
— Store gathering on PCI writes to memory
— Selectable memory prefetching of PCI read accesses
— Only one external load presented by the MPC106 to the PCI bus
— Interface operates at 20–33 MHz
— Word parity supported
— 3.3 V/5.0 V-compatible
Support for concurrent transactions on 60x and PCI buses
Power management
— Fully-static 3.3-V CMOS design
— Supports 60x nap, doze, and sleep power management modes and suspend mode
IEEE 1149.1-compliant, JTAG boundary-scan interface
304-pin ceramic ball grid array (CBGA) package
Revision 2.1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC106ARX83TE | PCI Bridge/Memory Controller |
| MPC106ARX83TG | PCI Bridge/Memory Controller |
| MPC2003SG50 | 256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| MPC2002SG50 | 256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| MPC2002SG60 | 256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC106ARX83TE | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:PCI Bridge/Memory Controller |
| MPC106ARX83TG | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:PCI Bridge/Memory Controller |
| MPC-108 | 制造商:Greenlee Textron Inc 功能描述:Unspecified Tools & Accessories ADAPTER,MATING BULKHEAD |
| MPC108100J | 功能描述:厚膜電阻器 - 透孔 MPC10 10R 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk |
| MPC108101J | 制造商:TE Connectivity 功能描述:RESISTOR 10 WATT 100R 5% |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。