參數(shù)資料
型號: MPC5125YVN200
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 200 MHz, MICROCONTROLLER, PBGA324
封裝: 23 X 23 MM, 2.25 MM HEIGHT, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, MS-034AJJ-1, TEPBGA-324
文件頁數(shù): 42/92頁
文件大小: 640K
代理商: MPC5125YVN200
Electrical and Thermal Characteristics
MPC5125 Microcontroller Data Sheet, Rev. 3
Freescale Semiconductor
47
1. The SYS_XTAL_IN frequency, Sys PLL, and Core PLL settings must be chosen so that the resulting e300 clk, csb_clk, and
MCK frequencies do not exceed their respective maximum or minimum operating frequencies.
2. The values are valid for the user-operation mode. There can be deviations for test modes.
3. When selecting the peripheral clock frequencies, care needs to be taken about requirements for baud rates and minimum
frequency limitation.
4.The DDR data rate is 2x the DDR memory bus frequency.
SYS_XTAL_IN is the input clock multiplied by the system phase-locked loop (Sys PLL) and the clock unit to create the coherent
system bus clock (csb_clk), the internal clock for the DDR controller (ddr_clk), and the clocks for the peripherals.The csb_clk
serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies the csb_clk frequency to create the
internal clock for the e300 core (core_clk). The system and core PLL multipliers are selected by the SPMF and COREPLL fields
in the reset configuration word, which is loaded at power-on reset.
See the MPC5125 Reference Manual (MPC5125RM)
, for more information on the clock subsystem.
4.3.3
Resets
The MPC5125 has three reset pins:
PORESET — Power-on reset
HRESET — Hard reset
SRESET — Software reset
These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt trigger and requires
the same input characteristics as other MPC5125 inputs, as specified in Section 4.1, “DC Electrical Characteristics.”
As long as VDD is not stable the HRESET output is not stable.
The timing relationship can be seen in the following figures.
Table 18. Reset Rise / Fall Timing
Description
Min
Max
Unit
SpecID
PORESET1 fall time
NOTES:
1 Make sure that the PORESET does not carry any glitches. The MPC5125 has no
filter to prevent them from getting into the chip.
—1
ms
A3.4
PORESET rise time
1
ms
A3.5
HRESET2,3 fall time
2 HRESET and SRESET must have a monotonous rise time.
3 The assertion of HRESET becomes active at power-on reset without any
SYS_XTAL clock.
—1
ms
A3.6
HRESET rise time
1
ms
A3.7
SRESET fall time
1
ms
A3.8
SRESET rise time
1
ms
A3.9
相關(guān)PDF資料
PDF描述
MPC5125YVN400 32-BIT, FLASH, 400 MHz, MICROCONTROLLER, PBGA324
MPC5200CVR400B 400 MHz, MICROPROCESSOR, PBGA272
MPC5533MVZ80 FLASH, 80 MHz, MICROCONTROLLER, PBGA324
MPC5533MVM40 FLASH, 40 MHz, MICROCONTROLLER, PBGA208
MPC5533MZQ66 FLASH, 66 MHz, MICROCONTROLLER, PBGA324
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5125YVN400 功能描述:微處理器 - MPU POWERPC EMBEDDED SOC SOC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC5125YVN400 制造商:Freescale Semiconductor 功能描述:ICMICROPROCESSOR32-BITCMOSPBGA324PI
MPC5125YVN400R 制造商:Freescale Semiconductor 功能描述:POWERPC EMBEDDED SOC - Tape and Reel
MPC5200 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Hardware Specifications
MPC5200B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller