- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69036 > MPC603EFE133LX (MOTOROLA INC) 32-BIT, 133 MHz, RISC PROCESSOR, CQFP240 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC603EFE133LX |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 133 MHz, RISC PROCESSOR, CQFP240 |
| 封裝： | 32 X 32 MM, 0.50 MM PITCH, WIRE BOND, CERAMIC, QFP-240 |
| 文件頁數(shù)： | 31/32頁 |
| 文件大小： | 149K |
| 代理商： | MPC603EFE133LX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁
8
PID6-603e Hardware Specifications, Rev 2
Figure 1 provides the SYSCLK input timing diagram.
Figure 1. SYSCLK Input Timing Diagram
1.4.2.2 Input AC Specications
Table 7 provides the input AC timing specications for the 603e as dened in Figure 2 and Figure 3.
Table 7. Input AC Timing Specifications
At recommended operating conditions. See Table 2.
Num
Characteristic
100 MHz
133.33 MHz
Unit
Notes
Min
Max
Min
Max
10a
Address/data/transfer attribute inputs valid to SYSCLK
(input setup)
3.0
—
3.0
—
ns
2
10b
All other inputs valid to SYSCLK (input setup)
5.0
—
5.0
—
ns
3
10c
Mode select inputs valid to HRESET (input setup) (for
DRTRY, QACK and TLBISYNC)
8*tsysclk
—
8*tsysclk
—
ns
4,5,6,
7
11a
SYSCLK to address/data/transfer attribute inputs
invalid (input hold)
1.0
—
1.0
—
ns
2
11b
SYSCLK to all other inputs invalid (input hold)
1.0
—
1.0
—
ns
3
11c
HRESET to mode select inputs invalid (input hold) (for
DRTRY, QACK, and TLBISYNC)
0
—
0
—
ns
4,6,7
Notes:
1. All input specications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the 1.4 V
of the rising edge of the input SYSCLK (see Figure 2). Both input and output timings are measured at the
pin.
2. Address/data/transfer attribute input signals are composed of the following—A[0–31], AP[0–3], TT[0–4],
TC[0–1], TBST, TSIZ[0–2], GBL, DH[0–31], DL[0–31], DP[0–7].
3. All other input signals are composed of the following— TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO,
TA, DRTRY, TEA, DBDIS, HRESET, SRESET, INT, SMI, MCP, TBEN, QACK, TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET (see Figure 3).
5. tsysclk is the period of the external clock (SYSCLK) in nanoseconds.
6. These values are guaranteed by design, and are not tested.
7. This specication is for conguration mode select only. Also note that HRESET must be held asserted for a
minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
VM
CVil
CVih
SYSCLK
VM = Midpoint Voltage (1.4 V)
2
3
1
44
VM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC603EFE100LX | 32-BIT, 100 MHz, RISC PROCESSOR, CQFP240 |
| MPC604AFX120 | 32-BIT, 120 MHz, RISC PROCESSOR, CQFP304 |
| MPC7410RX500LX | 32-BIT, 500 MHz, RISC PROCESSOR, CBGA360 |
| MPC7410RX450LX | 32-BIT, 450 MHz, RISC PROCESSOR, CBGA360 |
| MPC8241LZP200X | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA357 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC603EFE133TN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications |
| MPC603ERX100LN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications |
| MPC603ERX100TN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications |
| MPC603ERX133LN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications |
| MPC603ERX133TN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。