- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45352 > MPC7400RX400TX (FREESCALE SEMICONDUCTOR INC) 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 PDF資料下載
參數(shù)資料
| 型號： | MPC7400RX400TX |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | 25 X 25 MM, 3.20 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 13/44頁 |
| 文件大?。?/td> | 744K |
| 代理商： | MPC7400RX400TX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
20
MPC7400 RISC Microprocessor Hardware Specications
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Electrical and Thermal Characteristics
5. Allowable skew between L2SYNC_OUT and L2SYNC_IN.
6. Guaranteed by design and not tested. This output jitter number represents the maximum delay of one tap forward or one tap
back from the current DLL tap as the phase comparator seeks to minimize the phase difference between L2SYNC_IN and
the internal L2CLK. This number must be comprehended in the L2 timing analysis. The input jitter on SYSCLK affects
L2CLKOUT and the L2 address/data/control signals equally and therefore is already comprehended in the AC timing and
does not have to be considered in the L2 timing analysis.
The L2CLK_OUT timing diagram is shown in Figure 7.
Figure 7. L2CLK_OUT Output Timing Diagram
1.4.2.4 L2 Bus AC Specications
Table 11 provides the L2 bus interface AC timing specications for the MPC7400 as dened in Figure 8 and
Figure 9 for the loading conditions described in Figure 10.
Table 11. L2 Bus Interface AC Timing Specifications
At Vdd=AVdd=L2AVdd=1.8V±100mV; 0 ≤ Tj ≤ 105°C, L2OVdd = 3.3V±165mV or L2OVdd = 2.5V±100mV or L2OVdd=1.8V±100mV
Parameter
Symbol
350, 400 MHz
Unit
Notes
Min
Max
L2SYNC_IN rise and fall time
tL2CR & tL2CF
—
1.0
ns
1
Setup Times:
Data and parity tDVL2CH
1.5
—
ns
2
Input Hold Times:
Data and parity tDXL2CH
0.0
—
ns
2
VM = Midpoint Voltage (L2OVdd/2)
L2CLK_OUTA
L2CLK_OUTB
L2 Differential Clock Mode
L2 Single-Ended Clock Mode
L2SYNC_OUT
tL2CLK
tCHCL
L2CLK_OUTA
VM
tL2CR
tL2CF
VM
L2CLK_OUTB
VM
tL2CLK
tCHCL
L2SYNC_OUT
VM
tL2CSKW
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
AR
CH
IVE
D B
Y F
RE
ES
CA
LE
SE
MI
CO
ND
UC
TO
R,
INC
.
相關PDF資料 |
PDF描述 |
|---|---|
| MPC740ARX233LX | 32-BIT, 233 MHz, RISC PROCESSOR, CBGA255 |
| MPC740ARX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
| MPC750ARX200TX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA360 |
| MPC740ARX266LX | 32-BIT, 266 MHz, RISC PROCESSOR, CBGA255 |
| MPC740ARX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPC7410 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum |
| MPC7410_1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7410_10 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum |
| MPC74-103J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors |
| MPC74-103K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors |
發(fā)布緊急采購，3分鐘左右您將得到回復。